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Temperature is fundamentally important not only to physics, but also to all 
sciences, industry, commerce, and everyday life. As a phenomenon related to the absolute 
temperature, the random thermal motion of the electrons in a conductive resistor gives a 
voltage noise proportional to the temperature, and this phenomenon is called Johnson 
noise. The Johnson noise thermometry (JNT) is based on measuring the electronic noise 
spectrum or power of a resistor in thermal equilibrium. This method is extremely linear 
from a few kelvins to over one thousand kelvins. This powerful observation has 
motivated numerous scientists to develop accurate JNTs to rival those traditional primary 
thermometers, such as ideal gas thermometers and radiation thermometers. For example, 
for the last decade, the National Institute of Standards and Technology (NIST) has made 
great efforts on developing JNTs, which have a wide temperature range and minimal 
involvement of the material properties. However, even with all these contributions, most 
of the JNT solutions are still bulky and very slow. 
In this work, an integrated circuit (IC) solution to the JNTs in the complementary 
metal-oxide-semiconductor (CMOS) technology is discussed. By moving to an IC 
solution, the speed bottleneck is eliminated, and the proposed IC-based JNT can operate 
at the speed that is hundreds of times faster than the JNTs with discrete components. As 
an initial exploration of the CMOS JNT system, this work reviews the existing solutions 
and techniques as the JNT basics. The challenges of the existing designs, as well as the 
advantages of CMOS implementations, are discussed.  
In addition, as the main part of this project, the analyses of the JNT designs in the 
CMOS technology are emphasis and are firstly provided in this work. The analyses in 
xiv 
this work include the noise analysis of the CMOS preamplifier, the speed requirement, 
and the resolution requirement on the analog-to-digital converter detection circuit. At 




CHAPTER 1.    INTRODUCTION 
Temperature and its measurement are among the phenomena that have driven the 
development of science. Temperature is fundamentally important not only to physics, but 
also to all sciences, industry, commerce, and everyday life. Even though human has to deal 
with warmth and coldness since the beginning of time, the absolute temperature scale, also 
known as the Kelvin scale, was introduced in the mid-19th century, modified in the mid-20th 
century, and updated in the late 20th century as ITS-90. Even ITS-90 is not entirely 
satisfactory [1]. One of the principal difficulties with the temperature determination is the 
fact that temperature itself cannot be directly measured but has to be inferred from a 
measurement of some other physical quantities that depend on temperature [2]. 
 
Fig. 1-1 Importance of temperature and its measurement 
Thermometers are used as devices for temperature measurements. They can be 
classified into primary and secondary devices. In a primary thermometer, the output signal is 
2 
directly linked to the thermodynamic temperature without referring to any other temperature 
standards. The measured property of the matter is known so well that temperature can be 
calculated without any unknown quantities. This kind of thermometers can be based on the 
equation of the state of a gas, the velocity of the sound in a gas, the voltage or current of an 
electrical resistor, and the blackbody radiation. The examples of primary thermometers 
include the ideal gas thermometer, the platinum resistance thermometer, the infra-red 
thermometer, and the mercury thermometer as shown in Fig. 1-2. 
 
Fig. 1-2 Primary thermometers (a) ideal gas Thermometer, (b) platinum resistance 
thermometer, (c) infra-red thermometer, (d) mercury thermometer. 
Due to the nature of the matter under measurement, the primary thermometers 
mentioned above are bulky and usually require long conversion time and complicated 
knowledge.  
In the secondary thermometers, the properties of the matter under measurement are 
not directly related to the temperature and are insufficient for a direct temperature 
3 
calculation. Thus, secondary thermometers usually need calibrations at least for one known 
temperature by referring to a primary thermometer or another temperature standard. 
Although thermal calibrations are inevitable, the secondary thermometers have also been 
widely used for decades. The electronic circuit-based temperature sensors are an important 
type of secondary thermometers that have drawn significant attention. Great efforts have 
been made in designs using complementary metal-oxide-semiconductor (CMOS) integrated 
circuits (ICs) because they are small, fast and power-efficient [3], [4], [5]–[17]. 
Although the CMOS temperature sensors are excellent in terms of balancing the 
performance and the cost, some issues prevent them from being applied to other industrial 
applications [18]. Firstly, the thermal features of various transistors’ parameters are used for 
the temperature measurement. These features are usually nonlinear at extreme temperatures. 
Secondly, these thermal features are functions of the carries mobilities, doping 
concentrations and dielectric properties of the transistors. They are affected by the 
temperature with complicated equations, which make the temperature calculation 
complicated and obscure. Thirdly, using the MOS and bipolar transistors as the sensing 
devices are friendly to IC applications. However, for the applications in other fields where 
different materials are used as the sensors, the CMOS temperature sensors may not be able to 
provide accurate results. Lastly, to acquire the circuit parameters such as the threshold 
voltages, frequencies, and delays, dedicated circuits are inevitable. Although efforts have 
been made to make these circuits simpler, satisfactory extraction circuits may not exist. 
On the contrary, Johnson noise thermometers (JNTs) are still electronic-circuit-based 
sensors. However, the issues in CMOS temperature sensors do not exist in JNTs [18]. The 
parameter to be measured is the Johnson noise in the JNTs. This noise is generated by the 
4 
random thermal motion of the electrons in a conductive resistor. It is well known that this 
noise is directly related to the temperature, and a single product of 4kTR can be used to 
approximate the power spectrum density (PSD) of the Johnson noise. k is the Boltzmann 
constant, R is the resistance, and T is the absolute temperature. Not only is this linear 
relationship easy to use, but also the approximation is exceptionally accurate over a wide 
temperature range, from a few kelvins up to over a thousand kelvins. Except for the scientific 
constant and resistance value, no other complicated process parameters are necessary for the 
noise calculation. Furthermore, dedicated circuits are not required to translate the noise 
information into temperature. The output itself in a JNT is the Johnson noise, which is ready 
for direct processing. Besides, JNTs are derived from fundamental physical laws. They are 
independent of the resistor materials and are insensitive to the environment of resistors [19]. 
Those features mentioned above provide significant advantages over CMOS transistor 
temperature sensors. Hence, JNTs are not limited to any specific ICs and can be applied to 
other industrial fields [18]. 
This powerful observation has motivated numerous scientists [20]–[29] to develop 
JNTs to rival those traditional primary thermometers such as the ideal gas thermometers and 
the radiation thermometers. Excellent JNT designs have been provided by researchers from 
both the science field and the industrial field [20], [22], [36]–[42], [23], [24], [30]–[35]. A 
typical JNT setup is formed by a sensing resistor, one or two low-noise preamplifiers, a 
signal analyzer, a separate calibration system, and other auxiliary circuits [18]. These 
components are usually discrete and laboratory-grade in many existing JNT designs. They 
are helpful for accurate measurements, but practical applications need JNTs to replace those 
expensive discrete instruments with standard electronic components, as demonstrated in [31]. 
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With the development of the electronic technology, more functions have been integrated 
within a small chip. The operating speeds have become much faster to handle more 
complicated tasks. Hundreds of thousands of electronic devices must be implemented in a 
smaller space, which makes CMOS ICs the best choice for these applications [18]. 
As a result, for JNTs, it would be promising if the entire JNT design can be 
implemented on a CMOS IC chip, and the benefits from both the noise thermometry and the 
CMOS technologies will be maintained. For example, the size and power consumption will 
decrease along with the scaling down of the CMOS transistors. The cost will be dramatically 
reduced. Errors due to electromagnetic interference (EMI) can be minimized, especially 
when the JNT is in stray magnetic fields where errors from EMI depend on the proximity of 
the two interfering circuits. Because there is less interference for the on-chip designs, the 
prediction of excess noise can be more accurate, which would lead to simpler designs. The 
system can operate at a much higher speed due to the extremely small parasitic in ICs, and 
the measurement time can be reduced by thousands of times. Unfortunately, unlike other 
CMOS temperature sensors, there has not been a satisfactory solution that addresses the JNT 
designs at the IC level. Therefore, providing a CMOS JNT solution becomes necessary and 
urgent. Otherwise, implementation difficulties with discrete devices may hinder JNTs’ usage 
in actual applications [18].  
The major purpose of this project is to demonstrate the feasibility of the integrated-
circuit Johnson noise thermometry (ICJNT) by designing a prototype chip in a CMOS 
technology. The ICJNT prototype consists of a sensing resistor ladder, a preamplifier for 
noise amplification, and a low-resolution analog-to-digital converter (ADC) for noise 
sampling. Theoretical analyses are provided as well, and the design considerations can be 
6 
summarized. The design issues are discussed, and the corresponding solutions are explored to 
solve the issues of the excess noise, the flicker noise, the minimum detectable noise, and the 
measurement errors. Lastly, a prototype chip is fabricated and tested. Measurement results of 
this tape-out demonstrated the feasibility of the monolithic ICJNT solutions. 
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CHAPTER 2.    LITERATURE REVIEW 
Thermal or Johnson noise has been utilized to measure temperature and evaluate the 
Boltzmann’s constant for several decades. The implemented temperature measurement 
system is called the Johnson Noise Thermometry (JNT). Over the years, different JNT 
structures and techniques were developed, and the solution from the NIST is one of the 
excellent works in the past decades. Other than the applications in science, the JNT is also 
useful in industrial applications such as micro-electro-mechanical systems (MEMS) and 
electric vehicles (EV). 
Furthermore, it is promising if the JNT systems can be integrated into low-cost 
CMOS technologies. However, challenges exist, such as the control of the excess noise. This 
chapter reviews the existing solutions and techniques used in the CMOS IC temperature 
sensors and the JNTs. The challenges of the existing JNT designs, as well as the advantages 
of implementing JNT in the CMOS technology, are discussed.  
2.1    Temperature Sensors in the CMOS Technology 
Temperature sensors are widely used in instrumentation, sensors, and power 
management systems. Smart temperature sensors, which produce a temperature reading in 
the digital format, have drawn considerable attention [4]. With the increasing interest in 
smart temperature sensors, many solutions in low-cost standard CMOS technologies have 
been developed for the past decades.  
One solution is based on the temperature characteristics of the parasitic bipolar 
transistors [43]. In these circuits, two diode-connected substrate PNP transistors are used to 
generate two voltages VBE and ΔVBE. These voltages are combined to produce the 
proportional to absolute temperature (PTAT) voltage for the temperature measurement. A 
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chopper amplifier is usually used in the feedback loop to reduce the offset and low-frequency 
noise from the CMOS technology [3]. A readout circuit is required to translate the 
temperature-dependent signal into digital outputs [3], [5]. However, with newer CMOS 
technologies, noise becomes a serious issue. In [4], ΔVBE only has a dynamic range of 
approximately 25mV for the temperature from -55°C to 125°C. Broad-band noise 
superimposed on the outputs needs to be filtered by using Sigma-Delta (ΣΔ) analog-to-digital 
converters (ADCs), and the large flicker noise in CMOS transistors should be taken into 
consideration to determine the chopping frequency. Another solution of the CMOS IC 
temperature sensor is based on the temperature dependency of the MOS transistor’s threshold 
voltage, Vth. Compared with PTAT based temperature sensors, the Vth-based temperature 
sensors are smaller and consume less power. However, the dynamic range of Vth is still small 
and the power-voltage-temperature (PVT) variations significantly affect the characteristics of 
Vth such as the absolute value, the slope and the linearity. 
Recently, many publications focus on the topic of thermal-diffusivity temperature 
sensors [13], [15], [44]. The inaccuracy can be ±0.75ºC (3-sigma) with a single-point trim in 
the latest contribution [16]. In these designs, an electro-thermal filter (ETF) and a frequency-
locked loop (FLL) are used with which the area and design complexity will be concerns. 
Besides, when it is used in new CMOS technologies, the increased noise will contaminate the 
voltage-controlled oscillator (VCO) and the reference phase. Extra techniques are required to 
maintain the performance which increases the complexity. Time-domain temperature sensors 
based on measuring the signal propagation time are another solution [11], [12]. A delay line 
with the delay proportional to the temperature is designed in this system. To extract the 
temperature results, a time-to-digital converter (TDC) usually follows the delay line, and a 
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suitable clock signal is required for accuracy. However, when the size is scaling down, the 
new technologies are not able to help maintain the delay. Otherwise, with smaller delays, 
faster and more exquisite clocks should be used which leads to a complicated design. In 
addition, increased noise will either affect the clock or introduce errors on the delay line.  
As a quick comparison, the figure of merit (FOM) of different CMOS IC temperature 
sensors from publications can be found below in Fig. 2-1 [45]. Also, the inaccuracy versus 
trimming points can be found in Fig. 2-2 [45]. 
 
Fig. 2-1 The FOM of the IC temperature sensors 
 
Fig. 2-2 Inaccuracy vs. trimming points 
With the benefits from advanced technologies, the speed and the area of the 
temperature sensors can be improved. However, the noise issue becomes worse which would 
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undo many advantages brought by the cutting-edge CMOS technologies. Besides, to 
accommodate the errors from PVT variations and mismatches, thermal calibrations are 
always required at one or multiple temperatures. The higher cost usually comes with thermal 
calibrations compared with simple electrical calibrations, which would also reduce the 
benefits achieved by using advanced CMOS technologies. The relationship between relative 
inaccuracy and the technology process nodes from recent publications can be found in Fig. 
2-3 as shown below [45]. In general, the inaccuracy increases when the technology node 
progresses. 
 
Fig. 2-3 Inaccuracy vs. process 
As discussed above, in the accurate and sensitive circuits, noise can be a big issue, 
which was indicated by Johnson at the beginning of thermal noise discovery. However, 
compared with various voltages generated in the semiconductor, the thermal noise power can 
be treated as a perfect linear function of the temperature rather than random errors of the 
measurements. With such observation, thermal noise is, in fact, an indicator of the 
temperature, and it leads to the solutions of the JNTs, which have appealed more and more 
interest in the scientific and academic fields. However, to control the excess noise, which 
includes all interferences other than the thermal noise, expensive discrete components, 
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together with low-noise technologies, are always used. As a result, the cost of the JNTs is 
high, and the incompatibility with CMOS technologies hinders its development and spread in 
low-cost applications. To take advantage of the new technologies and reduce the cost, it is 
imperative to explore CMOS solutions to the JNTs.  
2.2    Thermal Noise 
After Einstein predicting thermal fluctuations in electrical circuits, Johnson, in his 
1927 study, measured the effect of thermal noise, and this noise is also called Johnson noise 
after him [46]. In 1928, Nyquist published the famous equation which described the 
statistical behavior of Johnson noise [47]. The power spectrum density (PSD) of the noise 
voltage across a resistor R can be calculated as, 







= + − 
hf kT
v f hfR  (2.1) 
where h is Planck’s constant, k is Boltzmann’s constant, T is the absolute temperature, and f 
is the variable of frequency. As demonstrated by Johnson, thermal noise would be an issue 
for the designs in the sensitive circuits. However, it is also possible to use the thermal noise 
as the signal that indicates the temperature. To look at this point, simplify (2.1) with the 
condition of hf kT , and the thermal noise PSD becomes,  
( )2T 4=v f kTR  
In the above equation, the PSD is no longer a function of f, and it is proportional to 
the absolution temperature. Then, with a noise bandwidth of Rf , the total voltage noise 
power 2
TV  due to thermal noise is, 
 2
R4=TV kTRf  (2.2) 
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It is also the popular form of the thermal noise power, which is widely used in circuit 
analysis and designs. This approximation is very accurate for practical applications. For 
instance, at room temperature, when the frequency is lower than 1GHz, hf kT  is smaller 
than 1.6×10-4. Compared with the integral over frequencies by using (2.1), the error of the 
noise power introduced by (2.2) is smaller than 2×10-3ppm, which is much better than any 
applications would require. In addition to the linear relationship, the simple expression of 
(2.2) only includes three parameters other than the absolute temperature T. These parameters 
are either constants or circuit variables that can be quickly calibrated by low-cost electrical 
measurements. 
2.3    Design Principal 
Although the implementations and the techniques of the JNT designs would be 
different, the temperature measurement method/design principals are the same in different 
JNT solutions.  
Usually, there are two measurement methods: the ratiometric method and the absolute 
method. In the ratiometric method, the voltage noise power is measured twice at the 
reference temperature T0 and an unknown temperature T, respectively. Then, the unknown 


















TV  is the voltage noise power as defined before. In this equation, the gain of the 
preamplifier is assumed to be constant in two measurements. This constant gain assumption 
is usually valid for the discrete components because the preamplifier is apart from the 
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sensing resistor, and its environment temperature is not changed. The ratiometric method is 
widely used in JNT design history.  
On the other hand, the absolute method requires only one measurement at the 
unknown temperature if an intermedium measurement can be made with the explicit 
expression or if the parameters of the system can be accurately calibrated. For instance, with 
a quantum voltage noise source (QVNS) from the NIST, an algebraic expression of the 
QVNS’s voltage power can be explicitly derived. Its value is well defined. Then, the 














where 2QV  is a measurement of the “noise” from QVNS, and 
2
Q,calV  is the theoretical 
expression of this noise, which is independent of temperature. Furthermore, if the entire 



















=   (2.6) 
Similarly, only one measurement at T is required to finish the operation. 
2.4    Review of JNT Designs 
The history of JNT designs can be traced back to Garrison and Lawson, who 
described the first Johnson noise thermometer by using a resistor as the sensor in 1949. With 
tens of years’ development, many forms of solutions and techniques have been used in JNT 
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circuits. However, the noise signal can be easily corrupted by other interferences due to the 
small amount of noise. Complicated circuits were required to amplify the desired noise signal 
and control other excess interferences. 
The basic structure of JNT can be found as shown in Fig. 2-4. A resistor R(T) is used 
as the temperature sensor. T in parentheses represents the environment temperature. This 
sensor generates thermal noise and is connected to a preamplifier through a transmission line. 
Then, the noise signal is amplified by the preamplifier. At last, the amplified noise signal is 
filtered and detected for further processing. In this basic structure, the blocks are designed 
with discrete components, and a transmission line is used which makes it an extensive 
system. For example, the preamplifier is usually implemented by the junction gate field-
effect transistor (JFET) for the noise consideration. The design of the filter may be desirable 
for the aliasing issue. If a higher order filter is required, an on-board filter design with 
discrete devices is inevitable.  
Based on the basic structure, different implementations and techniques have been 











Fig. 2-4 The basic structure of a JNT design 
2.4.1    Threshold Detector Based JNT 
A direct way to detect random output is by comparing it with a threshold voltage 
through a comparator. This comparator is called a threshold detector. A counter follows the 
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threshold detector to count the number of output pulses. Rice has calculated the rate of the 
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In the above equation, TF(f) is the transfer function from the sensing resistor to the 
output of the preamplifier. It is mainly determined by the gain of the preamplifier and the 
filter. 2oV  is the signal at the input of the comparator. Vth is the threshold voltage. In 
Brodskii’s work with such a detector, the accuracy is 0.1% at 90K [38]. Additional 
experiments should be made to determine the parameters in (2.7), and because of 
environment change, drifting of the parameters would require repeats of calibrations. 
2.4.2    Square Law Rectifier Based JNT 
The JNT using the square law rectifier as the detector is shown in Fig. 2-5 [39]. In 
this structure, the random signal passes through a nonlinear block, and the second-order 






    
Square-law 
rectifier detector  
Fig. 2-5 JNT with a square law rectifier 
As shown in Fig. 2-5, the squared voltage directly exhibits at the rectifier’s output. In 
Pepper and Brown’s work in 1979, an accuracy of 1% can be acquired with an averaging 
time of 13s [39]. 
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2.4.3    Correlator Technique 
In the previous section, the squaring operation is realized by a nonlinear detector. In 
fact, the function can also be realized by a multiplier, with which a correlator technique was 
developed. With the help of the correlator technique, most of the noise from the preamplifier 
can be removed. The structure of the JNT using the correlator technique is shown in Fig. 2-6 
[48]. 












Fig. 2-6 JNT with a correlator 
As shown in Fig. 2-6, two identical channels are used simultaneously to amplify the 
noise signal on the sensing resistor. Then, the outputs of the two channels are multiplied 
together. Since the two channels are nominally the same, the output of the multiplier is the 
squared value of the amplified noise. Compared with the square law rectifier, this structure 
employs an extra signal path to help remove the excess noise at the cost of increased design 
complexity. 
For the noise from the preamplifier, according to the classical two-port noise model, 
the input-referred voltage and current noise sources are both needed to represent the 
amplifier’s noise.  
Assume the system’s bandwidth is in the order of hundreds of kilohertz. The effect of 
the input-referred current noise can be ignored for the preamplifier when it has a capacitive 
input impedance.  
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Then, the two outputs after the filter blocks can be expressed as, 
 ( )1 1= +T nv G v v  (2.8) 
 ( )2 2= +T nv G v v  (2.9) 
G is the gain of the preamplifier, vT is the input thermal noise, vn1 and vn2 are the 
input-referred voltage noise, and v1 and v2 are shown in Fig. 2-6. Multiplying the above two, 
 ( )2 21 2 1 2 1 2  = + + + T T n n n nv v G v v v v v v  (2.10) 
Then, the integrator in time domain creates, 
 ( )2 2 1 2 1 2 d= + + + T T n T n n nOut G v v v v v v v t  (2.11) 
Assume that vT, vn1, and vn2 are uncorrelated. With measurement time of τ, the 
expected value of the output is, 
 ( ) 2 2= TE Out G v  (2.12) 
From (2.12), the integrating operation ensures that only the noise from the sensing 
resistor will be amplified and dominate the outputs. The last three terms in the parentheses of 
(2.11) contribute to the uncertainty of the final measurement, and their total amount reduces 
with an increasing measurement time. The correlator technique is beneficial in detecting 
small signals buried in noise. It was firstly proposed by Fink in his 1959 study [34]. As 
mentioned before, the entire calculation is based on the assumption of the low-frequency 
operation, or explicitly, on the condition of negligible input-referred current sources. This 
assumption, however, becomes invalid when a fast preamplifier is used and implemented in 
CMOS technologies. CMOS amplifiers such as common source stage usually have capacitive 
inputs. With such input impedances, when the operating frequency is as high as hundreds of 
megahertz, broad-band noise should be included, and the input-referred current noise starts to 
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play a critical role in the entire noise performance. As a result, the JNT output with a 
correlator technique becomes, 
 
( )( )
( ) ( )
2
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 (2.13) 
The time-domain integral is, 




  + +   T S n n n nv v t G v R v i v i t  (2.14) 
The terms of vn1in1 and vn2in2 in (2.12) will never be averaged out with an increasing 
measurement time because of the correlation between vn1/vn2 and in1/in2 in the CMOS 
transistors, especially at higher frequencies. To take advantage of the CMOS technology, 
reduce the measurement time and ensure accuracy, dedicated designs other than the 
correlator should be explored to control the broadband noise from a fast preamplifier. 
2.4.4    Switching Technique 
As introduced, the ratiometric method requires two measurements. Even in the 
absolute mode with the QVNS, the reference signal needs to go through the preamplifier as 
well. If separate measurements are made, the drift of the signal path will introduce errors. 
The switching technique was invented in 1993 to solve this issue [48]. The block diagram of 
JNT using this technique is shown in Fig. 2-7. 




Fig. 2-7 JNT with the switching technique 
In this structure, instead of measuring the noise signals with different signal paths, a 
switch is added in front of a single preamplifier. Then, the preamplifier’s input is switching 
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alternatively between a sensing resistor at the reference and the other resistor at an unknown 
temperature. With this structure, the switching technique is realized with the following two 
working conditions. 
Firstly, the switch alternately connects two input sensors. The period of the switching 
operation is a few seconds [48]. That is, alternating measurements are used to replace two 
separate measurements. The drift of the signal chain is balanced between the two chains. 
However, to utilize this technique in a fast sampling system, the speed of switch is increased 
which will make the design complicated. 
Secondly, before measuring, the sensing resistors need to be adjusted so that the noise 
powers from two measurements are matched [48]. By doing this, errors associated with the 
power amount can be reduced. Consider an output of the sensing system, 
 ( )2 2 2 21  = +  o T Tv G v v  (2.15) 
where ζ is an error depending on the voltage power signal. As long as the power 
measurements of the two sensors are similar, the error due to power mismatch will be 
eliminated. This condition of generating similar powers will also simplify the temperature 
expression. However, such a method works at the cost of some issues. For instance, the 
mismatch in frequency responses would occur. That is, to match the power magnitudes at 
two separated temperatures, the resistor values usually differ. Since they are connected to the 
same preamplifier, the alternating current (AC) response mismatch will introduce extra 
errors. In addition, a constant reference temperature T0 is needed all the time which is not 
suitable for low-cost applications. 
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2.4.5    Conventional JNT Structure 
A conventional structure of the JNT implementation is shown in Fig. 2-8, which is 
based on the techniques reviewed in the previous subsections. 
R(T)












Fig. 2-8 Conventional JNTs 
The structure above is the mainstream of the JNT designs. Complicated discrete 
components are typically used to achieve high accuracy. In this circuit, two sensing resistors 
are placed in different temperatures. The reference noise generated by R(T0) can also be 
replaced by sophisticated sources to help eliminate AC mismatches. Then, the two sensors 
are alternatively measured. Each one is measured by two identical preamplifiers at the same 
time, and the square function is realized by the multiplier. 



































Fig. 2-9 The JNT solution from the NIST 
Since 2000, several versions of JNT designs have been explored by NIST. With these 
prototypes, the concept of the JNT system was proved, and the JNT keeps developing in the 
field of science. The simplified block diagram is shown in Fig. 2-9 [48]. 
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2.5.1    Quantum Voltage Noise Source 
In the design of Fig. 2-9, instead of using the noise measurement from a resistor at T0 
as the reference, a quantum voltage noise source (QVNS) is used [22], [23], [41], [49], [50]. 
The QVNS is able to synthesis an arbitrary waveform with a given amount of power, and it is 
independent of the working temperature. Such characteristics are fulfilled by using the 
Josephson junction which consists of two superconductors coupled with a weak link. Its 
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Fig. 2-10 The Josephson junction and its symbol 
By utilizing the Josephson Effect, a Josephson pulse generator is created by 






Fig. 2-11 The Josephson pulse generator 
The maximum output voltage of this junction array is, 
 









n is the number of the quantized output pulses per input pulse, Nj is the number of the 
junctions in the array, h is the Planck’s constant, e is the electron charge, and fclk is the 
frequency of the driving clock. Usually, 2e/h is defined as the Josephson constant, which is 


















SD: after algorithm SJ: after Junction array
 
Fig. 2-12 The block diagram of the quantum voltage noise source 
The QVNS is working in the following way. At first, an arbitrary waveform (flat 
frequency response is maintained) is converted to a series of pulses. They travel through a 
modulator and are saved in a set of registers with the length of MJ-bit. This pseudo-random 
bitstream is then fed to the Josephson pulse generator with a clock frequency of fclk. At last, 
the new pulses generated by the Josephson pulse quantizer are filtered by an analog low pass 
filter. The final output will be a scaled version of the original arbitrary waveform, but the 
power spectrum is well-controlled. In addition, the spectrum has a frequency bin of fclk/MJ, 
and the output resistance is tunable which helps reduce mismatches between two 
measurement branches. 
2.5.2    Development of the NIST’s Solutions 
In 2001, the NIST started a project of the JNT design based on the conventional 
structure, as introduced in section 2.4. It explored the technique of the Josephson voltage 
standards (JVS) for the broadband waveform generation [37]. The implementation was 
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investigated, and digital circuits and signal processing techniques were proposed to be used 
for the data processing in the digital domain. The long-term goal of this project was to 
achieve an accuracy of 0.001% in the temperature range from 84K to 430K. 
In 2002, the QVNS was developed based on the AC JVS [51]. The noise spectrum 
from a 100Ω resistor was measured at the triple point of gallium (about 302.9K). Samples 
were collected by a 14-bit ADC and the data processing such as filtering was finished in the 
digital domain by a field-programmable gate array (FPGA). The cross-correlation operation 
was done on a PC. In this work, the noise spectrum from the sensing resistor and the QVNS 
were compared, and the features of the QVNS were explored again, such as the broadband 
characteristic, the spectrum flatness, and the expression accuracy. Preliminary results showed 
that the connection between the QVNS and the preamplifier needed to be improved regarding 
the EMI and the signal integrity. The frequency bin (~32Hz) of the QVNS should be made 
finer to closely match the Johnson noise from the sensing resistor. 
In 2003, a ratio-metric method was clearly defined for the JNT design with the QVNS 
[41]. Similar to the design in the previous version, the switching technique was utilized to 
compensate drift of the analog gain. Filtering and spectral cross-correlation are finished 
digitally. The QVNS worked as a stable link between two measurements at the reference 
temperature T0 and at the unknown temperature T. Its output power is tuned to match the 
noise magnitude of the sensing resistor. Since the output resistance of the QVNS is also 
tunable, the AC responses were also matched in both measurements with a single QVNS. 
The results of this design showed that the accuracy of this system was 0.04% when the 
temperature is between the gallium triple point and the water triple point.  
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A further study in 2004 with the same setup showed an improvement in accuracy that 
approached 0.01% with the measurement time of about 8 hours [50]. The error sources were 
revealed to be the transmission line effect and the common-mode amplification errors in the 
preamplifiers. 
In 2005, a similar design was provided. Besides the 0.01% accuracy with the 
ratiometric method, the absolute working method was also clearly defined in the QVNS 
based JNT designs [23]. As a result, the Johnson noise thermometry system could be used as 
a primary thermometer without any measurement at the reference temperature. That is, no 
calibration would be needed and the accuracy could be 0.015%. 
According to the studies on the error sources, the developments until 2007 were to 
reduce the measurement errors by improving the performances of the measurement 
electronics and the QVNS. The bandwidth of the system was increased from 100 kHz to 600 
kHz. The distortion from various wires and the wiring connections including the packaging 
and the on-board solder connections were fully investigated. The matching of two 
measurement channels was improved by adding appropriate passive components to the 
transmission line. The QVNS waveform generator was also improved. By taking advantage 
of the large memory in the digital circuit, a four-time smaller frequency bin was achieved to 
acquire a more accurate power spectrum in the QVNS. In addition, another important 
improvement was made in the preamplifier design where the common-mode rejection 
performance was improved by about 70%. The filter design was changed from a digital filter 
to an 11-pole passive filter. As a result, the uncertainty of the measurement was improved to 
19ppm with the measurement time of 36 hours [52].  
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In 2009, improvements were made to reduce the errors from the nonlinearities of the 
measurement electronics, and a more accurate reference waveform was synthesized through 
the QVNS with a higher tone density [24]. However, the measured temperature uncertainty 
in this version increased to 50ppm which was worse than the results in 2007. For the offset, 
since remarkable improvements were made on the nonlinearities of the electronic circuits and 
the QVNS, the better offset in the 2007 version might be caused by unintended compensation 
of different errors inside the system. 
In 2013, new measurements were made. A 200Ω one replaced the 100Ω sensing 
resistor, and the statistical uncertainty was reduced by 25% in the same measurement period. 
In this study, rather than measuring the temperature, the Boltzmann’s constant k was 
calculated with a measurement in the known temperature. The offset of the measurement 
result was -10ppm with a statistical uncertainty of 16ppm through a 15-hour measurement 
period [33]. 
As a comparison, another update of the JNT design based on the QVNS and the 
switching-correlation techniques was provided by the National Institute of Advanced 
Industrial Science and Technology from Japan in 2016 [35]. In this design, the JNT system 
was built with an integrated quantum voltage noise source (IQVNS) which was fully 
implemented by using the superconducting circuit technology. With this new 
implementation, the IQVNS was able to provide the pseudo-random voltage noise with a 
frequency bin less than 1Hz. The Boltzmann’s constant was finally measured with an 
uncertainty of 28ppm, and the offset is -16ppm. The measurement time is 9 hours [35]. 
2.6    Challenges and Solutions for JNTs in the CMOS Technology 
The NIST has provided excellent ideas, analysis work, and implementations of the 
JNT designs during the last two decades. They are targeting the extremely high accuracy 
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which is in the order of tens of ppm or even less. For the science field, the harsh accuracy 
requirement is reasonable and inevitable. That is, with such a “perfect” system, the JNTs are 
suitable for the measurements of the critical temperature points where specific materials 
change states. Also, it can be used to calibrate the basic scientific parameters such as the 
Boltzmann’s constant. Both of those applications are excellent examples of utilizing the 
concept of JNTs. Sophisticated techniques and expensive blocks have been utilized in the 
NIST’s solutions to prove the idea. It resulted in the QVNS based switching-correlation JNT 
system. As proved by considerable results, it turned out to be a good solution for scientific 
use, which concentrated less on the cost and the possibility of commercialization.  
The good features of using thermal noise for temperature measurements do not 
change with different implementation methods [18]. However, when the application field is 
changed to the industry or commercial electronics such as temperature monitoring, 
environment control, and power management, simply using the existing solutions with 
discrete components would encounter several challenges. The first challenge is the cost. As 
shown above, a pseudo-random reference is designed based on the QVNS, where the 
superconductor is used. Such a reference source is not only expensive but also impractical for 
any simple implementations. Besides, it is also unrealistic to provide a reference under a 
known temperature. Extra expensive instruments would be required to provide an isolated 
temperature environment, and the slow thermal equilibrium would introduce errors or 
increase the measurement time. Thus, providing a reference is unrealistic which challenges 
the validity of using the switching techniques. Another issue is that the high accuracy 
achieved by the existing JNTs is an unnecessary characteristic. For instance, in industrial 
applications, a lower level of accuracy can still be acceptable, and the requirements for 
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detecting circuits could be relaxed. Otherwise, with extremely high requirements on the 
accuracy, the cost and the design complexity increase rapidly without getting significant 
benefits in return. In addition, the dynamic range of the existing JNTs from tens of kelvins to 
hundreds of kelvins is much larger than that needed in ordinary life. This performance should 
also be adjusted to lower the requirement on the sensitivities of the measurement electronics. 
Finally, the measurement time should be reduced, and the speed of the JNT systems should 
be increased. However, as has been discussed before, with a faster speed, more broadband 
noise is included which makes the correlation technique less effective. That is, reviewing the 
noise performance of the system in high-speed cases and finding the corresponding solutions 
are a new necessity. 
Nowadays, CMOS technologies are dominating the semiconductor industry. It costs 
low, runs fast, and is easy to scale down as the technology develops. Thus, the CMOS 
technology is, in fact, a good choice for the JNTs to be implemented in low-cost applications. 
By implementing JNTs in the CMOS technology, many benefits can be acquired, such as 1) 
low cost, 2) small size, 3) better noise control, and 4) fast speed or short measurement time 
[18]. 
However, there are still some issues that should be solved before moving forward in 
this direction. For example, with a faster-operating speed, the noise model of the CMOS 
circuit should be re-visited with caution. Some extra noise such as the flicker noise of the 
CMOS transistors becomes significant and needs careful evaluations. The details of these 
issues, as well as the design considerations of the JNTs in the CMOS technology, will be 
discussed and analyzed in the next chapter, which serves as the central part of this integrated-
circuit based JNT (ICJNT) study. 
28 
Based on the introductions in the first two chapters, the advantages and disadvantages 
of the IC temperature sensors are summarized in the table below [45], [53]–[58]. In addition, 
the features of the existing JNT designs are also summarized in the sixth row in Table 2-1 for 
the comparison.  
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Color legend:  
   Good                 Moderate                 Bad 
The primary purpose of this work is to prove the feasibility of using the CMOS 
integrated circuit technology for JNT designs. The targets of the design in this work are also 
illustrated by the arrows in the table above. 
This work by implementing in the CMOS IC 
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CHAPTER 3.    DESIGNS OF THE INTEGRATED CIRCUIT JNTS IN CMOS 
TECHNOLOGY 
In this chapter, the solutions are given to the CMOS IC JNTs to deal with the design 
challenges that were mentioned in the previous chapter. The solutions are integrated into the 
preamplifier designs in terms of the topology selection, the excess noise control, and the 
speed requirement. 
As the most critical block in the ICJNT, the preamplifier is analyzed in detail. Since it 
is the first block to amplify the thermal noise from the sensing resistor, the preamplifier 
should be fast and have low noise. To analyze the speed and noise performance, a noise 
model of the preamplifier is provided, and the design procedure can be found based on the 
theoretical analysis. 
In addition, peripheral structures are also introduced, such as the input resistor ladder 
and the resolution of the ADC for noise sampling. The requirements on the system’s 
bandwidth and speed are also provided to deal with the measurement time issue. 
3.1    Thermal Noise and Preamplifier 
3.1.1    Power Spectrum Density of Resistor Thermal Noise 
As introduced in Chapter 2, the voltage thermal noise power spectrum density (PSD) 
across a resistor R is given in [46], which is reported here again as, 







= + − 
hf kT
v f hfR  (2.1)  
In the equation, Φ(f) is single side density (SSD), f is the interested frequency, h is 
Planck constant, k is Boltzmann's constant, and T is the absolute temperature in kelvins. 
When the interested frequency is low, the exponential term can be approximated by the first 
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As discussed in section 2.2, this linear equation with respect to the absolute 
temperature is a good approximation at any practical radio frequency, and it is widely used in 
practical applications as a tool for noise analysis. This is also the basis for the design of this 
project. 
3.1.2    Thermal Noise Power of the Resistor 
According to Perseval’s Identity, by integrating the noise PSD with respect to the 
frequency, the voltage noise power can be acquired as, 




= V v f f  (3.2) 
If an ideal low pass filter Hlp(f) with an ideal bandwidth of flp is added after the 
resistor, noise components lower than flp will pass, and those higher than flp will be filtered. 
Then, the noise voltage power can be calculated as, 








=  = = 
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V v f H f f v f kTRf  (3.3) 
In a practical design, a simple first-order low-pass filter can be realized by a resistor-
capacitor (RC) network. In integrated circuit (IC) designs, such RC structure can be 
implemented by the parasitic capacitor of the sampling circuit which follows the resistor who 
generates the thermal noise. If the voltage noise power on top of the capacitor is measured, 
the RC network will reshape the noise.  
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The model of the RC network can be found in Fig. 3-1. Although ( )2T 4=v f kTR  is not 
a function of frequency f, with a low-pass RC filter reshaping the frequency response, 







Fig. 3-1 The noise model of an RC low-pass filter 
To calculate the total voltage noise power, the integration should be from 0 to infinity 
which is, 
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 (3.4) 
where HRC(f) is the impulse response at the Vout node. As can be seen from (3.4), the noise 
power is not dependent on the resistor value. The capacitance and the temperature will 
directly affect power. That is, with a small resistor, there will be a broad bandwidth. Thus, 
more noise can be collected. Otherwise, a small bandwidth will be generated by a large 
resistor that has high voltage noise PSD. At last, integration remains the same. 
3.1.3    The Relationship between the Voltage Noise Power and the Capacitor Size 
The resistor’s thermal noise power has been calculated in the frequency domain in the 
last section. In practice, noise signal will be measured in the time domain, and the power 









σv is the standard deviation (STD) of the noise voltage samples. More than 99.7% of 
the noise voltage samples are within the range of [-3σv, +3σv]. Thus, to efficiently use the 
voltage headroom and reduce the difficulty in designing the detection circuit, the voltage 
noise power should be larger than a certain value. In fact, the noise will be sampled by a low-
resolution ADC, and the noise voltage STD and the ADC’s least significant bit (LSB) are 
related to the sampling accuracy, which will be introduced later. 
In a design with 0.6V voltage swing range, if +/-3σv is required to be within this 
range, the noise STD should be, 
 V V6 0.6 0.1 =  =V V  (3.6) 
According to (3.5), at room temperature, with a given STD, the largest capacitance 
for the RC network can be calculated as, 
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T0 is the room temperature in kelvins, which is approximately 300K. k is 1.38×10
-
23J/K. From the result, the capacitance is too small which is impractical in the IC technology 
used in this project. Parasitic capacitance can easily exceed this number, and it is usually in 




















Based on the result in (3.8), to achieve an STD of 0.1V, a preamplifier with a direct 
current (DC) gain of 300 would be needed. 
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Furthermore, for systems of multi-stages, the dominant pole may not be from the 
simple RC network. In those cases, KT/C would be an optimistic estimation. The gain of the 
preamplifier should be re-visited when the system’s transfer function (TF) is available. 
3.1.4    Noise Amplification and the Basic Structure of the Preamplifier 
As discussed in the previous section, the input noise signal is usually too small to be 
detected with low-cost and straightforward circuits due to the low-pass filter in the system 
(either from the design or from parasitic). To make the noise detection easier, a preamplifier 
is added to amplify the signal and simplify the detection circuit.  
Meanwhile, the preamplifier also adds excess noise to the output, and the noise can be 
from the active devices or from the common signal paths such as supplies and the ground. 
To reduce the coupling from the common signal paths, a fully differential structure is 
preferred for the amplifier design. Besides, for the consideration of speed and gain, the open-
loop cascaded structure is chosen to implement the preamplifier. For each stage, using a 
common source negative-channel metal-oxide-semiconductor (NMOS) transistor pair as the 
input helps increase the speed. At the output, the resistors are used as the load which gives a 
reasonable gain and a simple design. The circuit is shown below, 
Schematic of 







Fig. 3-2 The diagram of the cascaded preamplifier 
It has the following benefits: 1) with an NMOS pair as the input, the amplifier is 
faster than that using positive-channel metal-oxide-semiconductor (PMOS) transistors 
because the carrier mobility is higher in NMOS transistors; 2) a fully differential structure is 
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immune to the common mode noise signals; 3) between stages, AC coupling can be used 
with offset cancellation circuits implemented simultaneously; Besides, the high-pass filter 
generated by AC coupling is able to filter low-frequency components, which are usually from 
flicker noise; 4) the internal poles can be easily controlled by tuning the resistor value.  
On the other hand, some challenges exist when this circuit is designed: 1) there is a 
trade-off between the biasing output voltage and the DC gain of the preamplifier; 2) noise 
generated by the active devices will interfere with the final result; 3) noise generated by the 
resistive loads also play a role in the measurement accuracy. These challenges will be 
addressed in later sections. 
With a fully differential structure, the preamplifier can be analyzed by the equivalent 
half circuit, and the modeled is shown below in Fig. 3-3.  
ADC
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Fig. 3-3 The half circuit model of the preamplifier 
With the model above, the noise analysis can be made, which will be introduced in 
the following sections. 
3.1.5    Calculating Temperature with the Amplified Noise Power 
The operation steps are as follows [18], 
Step 1: Noise power is firstly measured at reference temperature T0, 
( )









where G0(T0) is the DC gain of the preamplifier at the reference temperature of T0. 
2
oV , 
which is similar to the concept of 2
TV  shown before, is the noise voltage power measured at 
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the output of the preamplifier. Rs is the noise sensing resistor at the input of the preamplifier. 
CN,pre-amp is a coefficient affected by the noise from the preamplifier. It can be nearly constant 
over temperatures with a dedicated design as shown in later sections. ENBW(T0) is the 
effective noise bandwidth (ENBW) at the temperature of T0. 
Step 2: Noise at unknown temperature is measured, 
( )









Step 3: Take the ratio of the last two noise power with the electrically calibrated 
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 (3.9) 
From the above equation, the unknown temperature can be calculated with the 
measurements of the noise power, and this is the design principle of the JNT system. 
However, it can be seen that the coefficient CN,pre-amp is also an important parameter in 
determining the accuracy. Thus, controlling the preamplifier’s noise (coefficient CN,pre-amp) is 
one of the most important tasks in this design. In the following sections, the analysis and 
designs of the preamplifier are introduced in detail. 
3.2    The Noise of the Preamplifier 
3.2.1    The Noise Model of the Preamplifier 
All discussions until now did not include the effect of the noise from the preamplifier. 
However, as mentioned in the last section, excess noise can be generated from both active 
and passive devices inside the preamplifier. To quantify the contribution from this excess 
noise, the transfer function of the preamplifier should be firstly derived. According to the half 
circuit model shown in Fig. 3-3. 
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Each stage of the preamplifier is modeled by a first-order system with the voltage 
gain of Gi (i=1, 2, 3) and Gout. The load is modeled by an RC network. This approximation 
assumes that each stage of the preamplifier is dominated by its output pole, and that is 
usually true and easy to be implemented in practical designs [18]. 
Define Rs as the input noise sensing resistor. Cin is the preamplifier’s input capacitive 
load. Ri and Ci are the load resistance and load capacitance of the ith stage (i=1, 2, and 3). 
Rout and Cout are the load resistance and capacitance of the last stage. The voltage source Vin 
in the model is an imaginary source used for analysis. It plays the same role as the voltage 























where G1, G2, G3, and Gout are the DC gains. With N stages, the total voltage gain TF of the 
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To maximize the speed of the system, making the first three stages the same is a 
simple way. Thus, RiCi are the same for i=1, 2 and 3. This can be done by matching the 
structures and sizes of all stages in the preamplifier. However, the output stage cannot be 
matched because the load capacitance Cout is from the ADC. The design of the output stage 
should be based on the considerations of speed, driving ability, swing range, and linearity.  
Furthermore, as mentioned in Chapters 1 & 2, on-chip solutions have much smaller 
parasitic, which is critical for speed improvement. The time constants RiCi of the internal 
nodes are usually much larger than those at the input and output nodes, RsCin and RoutCout. 
Thus, the TF in (3.13) can be simplified as shown below without losing much accuracy, 
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where G0= G1G2G3Gout is the DC gain of this preamplifier. fin and fout are the pole frequencies 






















where pin and pout are the poles at the input and output nodes. Then, to take advantage of the 
integrated circuit solution and simplify the analysis, the preamplifier design will ensure the 
high speed of internal nodes. The speed and noise analyses in the following sections are 
carried out with the TF in (3.14). 
 
38 
3.2.2    Amplified Noise from the Input Resistor 
The voltage noise PSD on the input noise sensing resistor Rs is, 
 2 4=Rs sv kTR  (3.15) 
(3.15) is the same as (3.1) with different subscripts and notations. The subscript Rs 
means that the noise is from the sensing resistor Rs. Since the noise PSD is not a function of 
frequency, the variable f in (3.1) is omitted which leads to (3.15).  
Then, substitute the voltage input by the voltage noise source 
2
Rsv  in the half circuit 
diagram. The noise model for the input sensing resistor can be acquired by simplifying Fig. 








Fig. 3-4 The noise model for the input sensing resistor Rs 
The voltage noise source 
2
Rsv  is amplified and reshaped by TF as derived in (3.14). 
This noise source sees two major poles stemming from the input and output nodes. The 
output voltage noise PSD, 2, so Rv , can be calculated as, 
 
22 2
, =so R Rsv v TF  (3.16) 
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Substitute (3.14) into (3.17), and note that s=2πf, where f is the frequency variable. 
We have, 
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(3.20) 
The output voltage noise power due to the input sensing resistor’s thermal noise in 
(3.18) is calculated as,  
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This ratio can be controlled by matching the implementation of the input and output 
circuits.  
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The result in (3.21) only includes the input and output pole frequencies as the 
frequency variables. This simplicity is due to the benefits of the integrated solution, and 
internal poles are usually far away, as discussed before. The following analysis for IC 
solution will be carried out based on (3.21) without losing much accuracy. 
On the other hand, to complete the analysis, the results with full TF in (3.13) are also 
calculated which is in Appendix A. 
3.2.3    Amplified Noise from the First Stage 
With the fully differential structure in each stage as shown in Fig. 3-2, the noise 















Fig. 3-5 Noise sources from the first stage of the preamplifier 
In this circuit, the common node can be treated as an AC ground, and the half circuit 
is sufficient for the noise’s transfer function calculation. As shown in Fig. 3-5, there are three 
sources of noise which are 1) channel thermal noise, 2) flicker noise and 3) thermal noise 























Kf is a device-specific constant, and it is usually determined by measurements. γ 
equals to 2/3 for long channel devices. gm is the input transistors’ transconductance, R1 is the 
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load resistance of this stage, Cox is the gate-oxide cap per unit area, and W/L is the 
transistor’s width/length. 
The noise PSDs in Fig. 3-5 will only be reshaped by the frequency response 
exhibiting at the output node.  
For the input node, it is in front of the noise sources in the first stage, and the pole of 
the input node will not appear in the integral calculation for the voltage noise power. The 
input-referred noise model of the system for the noise from the first stage is shown in Fig. 
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Fig. 3-6 Input referred noise sources for the noise from the first stage 
The input-referred noise voltage source can be calculated as, 
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where Cgs is the input capacitance of the first stage, and 2π = f . Taking the input sensing 
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With the calculation in (3.24), it is interesting to find that equivalent input noise 
voltage across the gate-source node is the same as the input-referred voltage noise. More 
details about the input-referred noise sources can be found by the noise discussion in [59]. 
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where the first two parts of 2
,1n ste  can be pulled out of the integral because there is no 
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It is obvious that the last integral term in (3.27) is infinite because of the flicker noise. 
On the other hand, the observed noise is limited which is not diverging in the real world. The 
reason for this conflict is the limitation of the observation time. That is, the larger the 
component is, the lower the frequency will be for the flicker noise. However, observation or 
measurements cannot be infinitely long, and it limits the lowest detectable frequency at 
which the noise power is finite. 
Thus, to reduce the contribution from the flicker noise, it is better to reduce the 
measurement time and average multiple observations. However, short measurement time will 
also impact the accuracy, which will be introduced later.  
Solutions to reduce the contribution from flicker noise will be explored and shown in 
later sections. The following noise discussion on the preamplifier design for the remaining of 
this section will focus on the thermal noise reduction first (the first two terms in (3.27)). 
Considering the first two terms in (3.27), a noise power ratio, rn, can be defined by 
dividing them by the voltage noise power from the input sensing resistor Rs shown in (3.21)  
Reported (3.21) here again for convenience, 
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o,1st,thV  is the first two terms of (3.27), and it represents the thermal noise part. rout,in is 
the pole frequency ratio of fout to fin.  
The frequency ratio rn has a meaning similar to the noise to signal ratio (NSR). That 
is, the power 
s
2
o,RV  is the signal we are trying to detect, and 
2
o,1stV  is the error which should be 
minimized. Thus, the ratio in (3.28) is required to be as small as possible.  
The results with full TF in (3.13) can be found in Appendix A for comparison. 
3.2.4    Amplified Noise from Other Stages 
Similarly, noise from the second stage can be calculated. Take the channel thermal 
noise as an example which is, 
( ) ( )
2
2 2 0
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o,2ndV  is the amplified channel thermal noise from the second stage, 
2
ch2i  is the channel 
thermal noise of the input transistor in the second stage, gm2 is the transconductance, and G1 





. If   is 
much smaller than 1, the second multiplier on the right side of the equation above can be 
removed. In addition, compared to the first term on the right side with the first term in (3-27), 
the amount of the noise from the second stage is reduced by the gain of the first stage. This is 
a common phenomenon in cascaded systems. Through the comparison, the first stage 
contributes the most to the excess noise at the output of the preamplifier. What is more, since 
the noise contribution from every stage has a similar expression, the solution to minimizing 
noise from the first stage also applies to that of the other stages. 
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ch3i  is the channel thermal noise of the input transistor in the third stage, and G2 is the 
voltage gain of the third stage. The contribution becomes even smaller. With the discussion 
in this section, noise contribution from other stage is smaller than that from the first stage. In 
the following sections, the analysis is focused on the first stage, of which the solution will 
also be useful for all stages. 
3.3    Reduce the Effect of the Noise from the Preamplifier 
As has been introduced in Section 3.3, the noise power being detected is the thermal 
noise from the sensing resistor Rs. It is amplified, and the output power is shown in (3.21). 
Define excess noise as all extra noise other than that from the sensing resistor. The main 
contribution of excess noise is the thermal noise from the preamplifier, and the noise in the 
first stage plays a critical role. The performance of the noise in the first stage is a sufficient 
indicator of the entire excess noise, and the solution is suitable for other stages. Thus, the 
following analysis will focus on the comparison between (3.21) and (3.27). Thermal noise 
and excess flicker noise in (3.27) will be discussed.  
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3.3.1    Reduce the Thermal Noise from the First Stage of the Preamplifier 
Rewrite the noise ratio of 2
o,RsV  in (3.21) to the thermal noise part of 
2
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g R g R g RV
 (3.28) 
where 2o,1st,thV  is the thermal noise part of 
2
o,1stV  as defined before. A straightforward method 
to reduce the effect of the thermal noise from the first stage is to make the ratio rn as small as 
possible. There are three ways to achieve this. 







 as defined after (3.28), is better to be small. That is, fout 
should be lower than fin. Qualitatively, this is reasonable because the noise from Rs is 
reshaped by both the input and output nodes. On the other hand, the noise from the 
preamplifier only encounters the low-pass filter at the output node. Then, reducing fout has 
more effect on the reduction of the preamplifier’s noise. However, it can also be found that 
when rout,in is smaller than unity, the effect of reduction becomes weak. That is because when 
fout is smaller than fin, the effect of the low-pass filter at the output node begins to dominate 
the bandwidth of the system for the noise from Rs. Therefore, some conclusions can be drawn 
as follows, 
1) Reducing rout,in helps reduce the proportion of 
2
o,1st,thV ;  
2) When rout,in is smaller than unity, the result does not change remarkably; 
3) However, there is a lower limit for this ratio if rout,in is the only parameter to be 
adjusted.  
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In addition, when fout is smaller than fin, the system’s speed will be limited by the 
output node. Then, keeping reducing the ratio rout,in may be a bad choice because the 
measurement time has to increase to maintain the accuracy for a low-speed system. 
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 (3.29) 
Another way to reduce 2o,1st,thV  is increasing the denominator. That is, the products of 
gmRs and gmRD should be made large. However, there are two issues by doing this. 
1) Increasing gm requires more current and more power; 
2) Increasing Rs and R1 will affect the pole’s location and hurt the speed 
performance; 
3) Large product of gmRs is not easy to be realized with reasonable Rs. 
There is always a tradeoff between Rs, the area, and the speed. In fact, a good design 
point is difficult to find for this method, which seemed to be a simple one at first with a 
glance. 
To relax the stringent requirement on rn, revisit (3.29). It can be seen that there is no 
temperature parameter in this equation. The thermal noise part in the preamplifier is 
independent of the temperature if gmRs and gmR1 are constant. Then, the ratio rout,in maintains 




o,RV . In other word, the total voltage noise at the output, defined as 
2
oV , is 
also proportional to temperature. The total noise can be measured as well for temperature 
detection. Therefore, there is no need to distinguish the sources of the noise at the output. 
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One-point calibration would be needed to remove an offset error. So, the requirement for the 
product of gmRs is changed and relaxed.  
A dedicated biasing circuit helps realize the design of constant gmRs and gmR1, which 
is based on the Widlar current source. The biasing circuit is shown in Fig. 3-7. The first stage 















Fig. 3-7 The Widlar current source 
In the Widlar current source, M is the size ratio between Mw3 and Mw4. a1 and a2 are 
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 (3.30) 











As long as the transistor M1 in the first stage matches Mw1, and the sensing resistor Rs 
and the load resistor R1 use the same material and layout as Rb, the product of gmRs and gmR1 
will be constant, where gm is the transconductance of M1 as defined before. 
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3.3.2    Reduce the Flicker Noise from the First Stage of the Preamplifier 
Flicker noise becomes a more severe problem in modern CMOS technologies. The 
corner frequency in CMOS technologies can be as high as tens of megahertz. As shown in 
the last term of (3.27), a short measurement time together with the auto-zero technique are 
helpful to reduce the contribution from the flicker noise. However, measurement uncertainty 
requires the noise sampling system to maintain a minimum measurement time  , and the 
flicker noise effect should be considered based on the lower limit of  . To reduce the flicker 
noise, the solutions can be explored in three ways.  
1) Using PMOS as the input stage 
PMOS transistor has less flicker noise than its NMOS counterpart. However, with 
PMOS as the input of the preamplifier, the speed is also reduced because of the slower 
velocity of the hole carries. Given the consideration of speed, NMOS is still used as the input 
stage in this project. 
2) Tuning transistor sizes from the circuit design point of view 
As a parameter that can be controlled, transistors’ sizes can be tuned. Since the flicker 
noise is generated by capturing and releasing carries randomly, an increased transistor size 
helps average the randomness caused by this process. However, as has been discussed, the 
noise level and system’s speed are related to the input capacitance. Thus, the transistor size 
cannot be enormous. 
This method can only alleviate the problem to some extent, as long as the input 
parasitic capacitance does not significantly affect other performance. 
3) High-pass filter from post-processing 
Other than solving the issue by changing parameters, as shown above, post-
processing provides another option to remove the flicker noise after the noise sampling. It 
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requires a digital processing block that is not expensive in the CMOS technology, and no 
additional changes on analog front-end are mandatory. However, if aliasing exists before 
post-processing, this method may not be able to distinguish the flicker noise close to DC and 
the thermal noise close to the harmonics of the sampling frequency. 
4) High-pass filter from structural design 
To remove the large components from the flicker noise at a lower frequency region, 
an analog high-pass filter can be integrated into the preamplifier. A simple continuous-time 
solution is plausible by capacitive-coupling cascaded stages. After periodically refreshing the 
biasing point, the offset and the low-frequency components such as the flicker noise are 
removed. 
Adding AC coupling between stages is simple. If a first-order high-pass filter is 







Fig. 3-8 Transfer function with the high-pass filter 
The red line is the noise PSD of the first stage, including flicker noise and thermal 
noise. The black line is an illustration of the TF seen by the signal of the red line. In the TF, 
fh is the corner frequency of the high pass filter, fc is the corner frequency of the flicker noise, 
and fout is the output pole which causes a low-pass filter.  
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Considering the flicker noise in the first stage which is the most important one, the 













chi  is the channel thermal noise of the first stage which is defined before. Rewritten it 
here for convenience, 
2
ch m4 =i kT g  








The transfer function from 
2
1/fe  to the output is, 
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The total amplified noise from this flicker noise source is, 
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(3.34) 
The integral part can be calculated as shown below, 
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The power of 2
o,1/fV  is, 
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To compare with, the noise power from the sensing resistor should also be re-









=  RsV v TF f  (3.36) 
where TFw/hp is the TF when the first-order high-pass filter is added in the structure. The 
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This new ratio has three parts on the right side:  
1) the first multiplier is the same as the noise power ratio when there is no high-pass 
filter in (3.28);  
2) the second term is a frequency ratio between flicker noise’s corner frequency and 
the output pole frequency;  
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The target is to make the ratio as small as possible, and thus an optimal value of rho 
can be found. There are two ways to utilize: 
1) Reduce the second term in (3.38) which is reducing fc. This is decreasing flicker 
noise directly. Although it is reasonable to do so, but there is not much freedom of 
tuning this frequency.  
2) The other method is to reduce the coefficient Kr,1/f in the last term as defined in 
(3.39) 
However, this coefficient expression is hard to be predicted intuitively. Software 
assistance is needed, such as simulations in MATLAB. Plotting Kr,1/f with respect to the 
frequency ratio rho, the figure is shown below, 
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In Fig. 3-9, the cases with higher-order high-pass filters are also provided shown in 
different colors.  
 
Fig. 3-9 Kr,1/f vs. rho 
It shows that the lowest value of this coefficient happens when rho is around 0.5. 
However, even with a smaller rho, the coefficient does not increase significantly, and the 
largest value is about 4~5. As a result, after ensuring that fc is much smaller than fout, the ratio 
of rho is not required to be very large. Simulation results are provided in this project, and the 
flicker noise PSD of the selected input transistor is shown below, 
 
Fig. 3-10 PVT simulation results of the transistor’s flicker noise 
In this design, nominal fout is set to 100MHz, the value of which will be introduced 
later.  


















































































Under this condition, the contribution from the flicker noise is already four times 
smaller than that from the channel thermal noise. At last, a high-pass corner frequency 
fh=150KHz is chosen for the convenience of device selection. 
The corner frequency versus temperature is shown in Fig. 3-11. 
 
Fig. 3-11 The corner frequency of flicker noise 
3.3.3    The Design for the Flicker Noise Reduction 
According to the last section, the connections between cascaded amplifiers are 
implemented by capacitive coupling [59]. Power-on-reset (POR) is needed at the beginning 
of the operation (provided by FPGA). To integrate the high-pass filter into the JNT, the 
preamplifier is designed by adding coupling capacitors between stages as shown below, 
    G     GVicVic
DC signal
    G     G
AC signal
 
Vic is the input common-mode voltage. The resistor and the DC voltage source are 
used to form the high-pass filter, and they also provide a path for the DC biasing signal. 





























Then, based on the concept shown above, the entire implementation of the high-pass 










Fig. 3-12 The preamplifier design with a high pass filter 
As an alternative, switched-capacitor (SC) circuits can also be used in which the 
biasing point is refreshed every measuring cycle. The implementation is shown as the grey 
color in Fig. 3-12.  
With this SC solution, when the circuit is working in the reset mode, the offset in 
each stage will be saved on the capacitors because the input nodes are shorted. Then, with 
this pre-charged voltage on capacitors, the offset can be canceled. Since the gain of each 
amplifier is typically less than 10, the offset voltage does not significantly affect the DC 
operating point. 
3.3.4    Simulation Results of the Noise Contribution from Different Sources 
Based on the above discussions, the noise power was simulated. 
1) Noise from Rs accounts for the main part of the output voltage noise power; 
2) Percentage of the excess thermal noise should not change significantly with 
respect to temperature; To look at this point, channel thermal noise from the first 
stage was monitored as an example, and its percentages at different temperature 
are shown; 
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3) The percentage of the flicker noise should be small compared with other parts. 
Then, the simulation results of the noise contributions can be found in the following 
table. 
Table 3-1 Simulation results of the noise contributions 
Temperature (°C) From Rs Channel Thermal Flicker 
10 90.18% 2.78% 0.58% 
20 90.18% 2.78% 0.58% 
30 90.20% 2.80% 0.58% 
40 90.22% 2.78% 0.56% 
50 90.24% 2.80% 0.56% 
60 90.24% 2.80% 0.54% 
70 90.24% 2.80% 0.54% 
From Table 3-1, it can be seen that the percentage of the noise from Rs only changes 
by 0.06% when the temperature changes from 0˚C to 70˚C. The constancy is sufficient for 
the application in this design. In the measurement, the total voltage noise power 2
oV  will be 
measured which should also be proportional to the temperature as indicated by the simulation 
results. 
3.4    The Preamplifier’s Bandwidth and the Measurement Time 
The noise analysis helps clarify relationships between critical frequencies. In this 
section, specific values of those frequencies can be found by analyzing the correlation 
between system bandwidth and the measurement time. 
TFns(f) ADC X
2





Fig. 3-13 A simplified model for the noise sampling system in this design 
To begin with, a simplified noise sampling system is drawn as shown in the above 
figure. 
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Meanwhile, define the following parameters, 
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Right now, with this sampling system, let us begin with the simple case when there is 












From Parseval’s theorem, the power can be written as, 










P V kF TF kF W kF  (3.40) 
Each of the W(kF) are uncorrelated, and we can assume w(t) has the single-sideband 
square root power density as W0. Then, the expected power E(P) is, 
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E P E V kF E TF kF E W kF G kF  (3.41) 
where E(.) represents expectation operation. The variance in the power measurement 2
ns  is, 
 ( )( ) ( ) ( )2 22 2ns = − = −E P E P E P E P  (3.42) 
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In the above equation, 
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P TF kF W kF TF jF W jF  (3.43) 
Since, 
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TF kF  (3.46) 
Summarizing the above calculation leads to the following equations, 
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P TF kF  (3.48) 
where var(.) represents the operation of calculating variance. The uncertainty of 
measurement can be found as, 
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If τ and N approach infinite, the uncertainty reduces to, 
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 (3.51) 
Rice had derived the same result as shown (3.50) [60]. The calculation is based on the 
assumption that there is no aliasing in the sampling process which is not entirely true in the 
real application.  
However, with the same concept in the above calculation, the case with aliasing can 
still be clarified which can be found in [60]. The conclusions for the two cases are given 
directly as follows. 
Conclusion 1: For noise sampling system, if there is no aliasing in the sampling 
process, the measurement uncertainty is related to measurement time   and the correlation 









where f  has the same definition as shown in (3.51). 
Conclusion 2: If aliasing happens, for the particular case of fs being smaller than the 
bandwidth (BW) of the system, the measurement uncertainty can be approximately evaluated 















In this case, the measurement uncertainty is dependent on sampling frequency. Some 
simulation results are also provided by [60], as shown in Fig. 3-14. 
 
(a)                                                                          (b) 
Fig. 3-14 Correlation bandwidth vs. sampling frequency (a) Low-pass filter with 20Hz cut-
off frequency (b) 6-order Butterworth Bandpass filter with cutoff frequencies at 60KHz 
Similar conclusions as above ones apply to the flicker noise. To find the details, a 
reference from D. T. Smith is recommended [61].  
To generate a JNT with the variance of the measurement uncertainty around 1 ˚C at 





var 1 2 1
' 300 
 





'f  is used since aliasing happens in this design. A mean value of measurement time 
can be calculated from Table 3.1 of Chen Zhao’s thesis about temperature sensors [62]. It is 
in the order of 10 ms. With this value as a target, 
s 20MHzf  
In the practical design, the input/output pole frequencies are set as follows to further 
increase speed, so that sampling frequency has a larger possible range. 
out in 100MHz= =f f  
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3.5    Scaling Down Sizing Strategy 
As mentioned before, with the help of the integrated circuit technology, internal poles 
are far from fout. They can be in the order of GHz. 
To make the two-pole system assumption more practical, a scaling-down sizing 
strategy is used to further increase the internal poles for the cascaded preamplifier, as shown 














Fig. 3-15 The block diagram of the scaling down design strategy  
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 (3.53) 
where, 









: gain of each stage which is the same for every stageiG  
and : load resistance and input capacitance of the th stage 
which have the same definition as before
i iR C i
 
63 
It can be seen that to furtherly increase the speed, the transistor ratio coefficient Ks 
should be larger than one, which means a scaling-down sizing strategy. 
For example, in this design, fT is more than 12GHz, and Gi is about 4.5. Then, Ks is 
set to 2, so that the internal poles are 50 times larger than fout. With this 50-time margin, the 
error from the two-pole assumption is smaller than 0.1%. 
Thus, a prototype of the preamplifier can be designed, and the simulated parameters 
in the typical corner are shown in the following table. 
Table 3-2 Design parameters of the preamplifier 
The gain of 
each stage 






gm of 1st 
stage 
4.5 107MHz 105MHz 158KHz 5.8MHz 50KΩ×2 995uS 

















Fig. 3-16 The block diagram of the preamplifier 
3.6    Calibration of the Preamplifier 
From (3.21) and (3.27), the output voltage power is also a function of the DC gain. 
Furthermore, DC gain is usually a function of the temperature, which means it should also be 
calibrated for temperature measurement. 
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3.6.1    Gain Calibration with a DC Signal Input 









Fig. 3-17 Gain calibration of the preamplifier with a DC input 
As illustrated in Fig. 3-17, 
1) A tunable resistor ΔR (much smaller than Rs) is added at the input node of the 
circuit. 
2) By tuning this resistor by ΔR, the biasing voltage will be changed by Δvin. 
3) The output is a random signal, but the average value will be the operating point. 
4) Before and after tuning, the difference between the average output voltages is 
E(Δvo). 












3.6.2    Gain Calibration with a Sine-Wave Input 
The calibration of the preamplifier’s gain can also be carried out by injecting sine-
wave test signals. 
In the final test work of this project, this gain-calibration method was used with 
existing instruments in the lab. With the same definition of ( )20 0G T  as the DC gain to be 
calibrated at the reference temperature, and ( )2o 0V T  as the noise voltage power measured at 
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the reference temperature, this calibration and measurement can be done after the fabrication, 
and the information will be saved in the system. 
Then, for the DC gain ( )20G T  at the unknown temperature, with the noise power of 















In (3.54), the ENBW drift due to the temperature change is assumed to be small, 
which is realistic with proper designs. 
The above discussion is also the principle of the test in this project. 
3.6.3    Simultaneously Calibrating the Passing-Band Gain and the ENBW 
Although the ENBW drift could be small, the measurement accuracy could be 
improved if the drift can be calibrated. To find the most important parameters, let us review 
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(3.55) 
It is evident that the ratios of fout and G0 at different temperatures affect the accuracy, 
and those values should be calibrated.  
To calibrate those parameters, two sine wave test signals are injected, and the 
corresponding outputs superposed with thermal noise are measured. To get the two output 
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signals, the TF of the preamplifier with both high-pass and low-pass filters taken into 
consideration is listed here, 
 ( )
( )
test 0 s 2
h out
1
2π 1 / 2π
=  
+ +  
s
TF f G R
s f s f
 (3.56) 
where TFtest is the TF from the test sine-wave to the output. It is similar to TFw/hp as 
introduced in (3.36). 
At two test frequencies of ftest1 and ftest2, the gain amplitudes are, 
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In addition, use addition subscripts T and T0 representing the unknow and reference 
temperatures for any parameters defined above. When the temperature changes from T0 to T, 
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Define a calibration value and check its performance, 
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 (3.58) 
Substitute the TF’s expression into the above equation, and we have, 
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To make this valid, the test frequency ftest1 is tens of times smaller than fout. ftest1 is 
better to be small, but it should be higher than fh for easy detection; The test frequency ftest2 is 
several times larger than fout; In fact, ftest2 is better to be large, but gain attenuation should be 
considered. Then, with ftest1 around geometry mean of fh and fout,T0, and fout,T being 102% of 
fout,T0 from the simulation in Cadence, the error can be found as shown in Fig. 3-18. 
 
Fig. 3-18 Calibration error caused by ftest2 drift 
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It can be seen that when ftest2/fout,T0 is larger than 3, the error is less than 0.25%. 
According to this simulation result and the accuracy requirement, the choices of two test 













3.6.4    Circuit Designs for Calibrations 




















Fig. 3-19 Test signal injection 
AC coupled signals can be injected into the sensor resistor ladder through AC 
coupling. An ADC receives the amplified signals which are combined with input noise from 
the sensing resistor. With sine-fit on the output, the gain information of the preamplifier can 
be derived based on the sine wave’s amplitude. 
3.7    Removal of the Quantization Noise 
As has been shown in Section 3.2, output noise signals are sampled by an ADC. The 
resolution of the ADC is low (4 ~ 6 bits) to simplify the design and reduce costs, which are 
advantages of this integrated JNT. 
However, the simplification comes at the cost of extra interferences from the 
quantization noise due to the discrete sampling process. To clarify the relationship between 
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the noise power and the ADC’s resolution, the study of quantization is required, and the 
Quantization Theorem II from [63] is a useful tool. Define Φx(v) as the characteristic 
function (the Fourier transform of the probability density function) of a random variable x, 
where v is the variable in the transformed domain. Assume x’ is the quantized version of x, 
and the quantization interval is q (in fact, q is the LSB of this sampling process). Now, 
Quantization Theorem II can be described as follows, 
If Φx(v) is “bandlimited”, that is, 
( ) ( )'
2
0, is CF of ; is CF of 'x x xv v x x
q

 =  =   
 
Then, the moments of x can be calculated from the moments of x’ 
The concept of Sheppard’s corrections can be derived. However, for thermal noise, 
the noise signal x has a normal distribution, which is not bandlimited. In that case, the 2nd 
order moments (power) of x cannot be recovered directly from Quantization Theorem II. 
Some adjustments should be made in the calculation as shown below, 
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S2 is Sheppard’s correction, and S3 is the error of the 2
nd order moment correction. 





E x +  can be performed, and some 
conclusions can be drawn with the help of this comparison. The table below is based on the 
results from Bernard Widrow in [63], page 84. 
Table 3-3 Sheppard’s second corrections and their residual errors for zero mean Gaussian 
input signals 
q E{x2} E{(x’)2}=E{x2} +S2 +R2 R2/S2 
q=0.5σ σ2 σ2            +0.021σ2 -2.1×10-34σ2 -9.9×10-33 
q=σ σ2 σ2 +0.08 σ2 -1.1×10-8σ2 -1.3×10-7 
q=1.5σ σ2 σ2 +0.19σ2 -6.5×10-4σ2 -3.5×10-3 
q=2σ σ2 σ2 +0.33σ2 -0.032σ2 -0.095 
q=2.5σ σ2 σ2 _0.52σ2 -0.2σ2 -0.38 
q=3σ σ2 σ2 _0.75σ2 -0.55σ2 -0.73 
It can be found that when the standard deviation of x is larger than the quantization 
interval, the error introduced by the moment correction R2 is smaller than 1ppm of 
Sheppard’s correction S2. Thus, in the circuit design, the gain was tuned so that the amplified 
noise is large enough to avoid introducing significant errors from the quantization noise. The 
above conclusion is also verified with MATLAB simulations. 
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CHAPTER 4.    IMPLEMENTATION OF INTEGRATED CIRCUIT JOHNSON 
NOISE THERMOMETER 
The design is implemented in a 0.13µm process. In this chapter, the schematic of the 
integrated JNT system is shown. Simulation results are given. For the purpose of the test, a 
printed circuit board (PCB) is designed with control signals from an FPGA working at a 
maximum frequency of 20 MHz. Preliminary test results are shown at last. 
4.1    Circuit Designs 
For simplicity, the schematic design is divided into four parts: 1) the input sensor 
resistor, 2) biasing circuit & preamplifier, 3) 4-bit Flash ADC, and 4) Control circuit & series 
data input interface 
4.1.1    The Biasing Circuit of the Preamplifier 
The design of the biasing circuit is based on the discussion in section 3.4. A Widlar 
current source is used for constant gain biasing for the first two stages. Constant current 
biasing will be provided from outside on PCB. The schematic is shown in Fig. 4-1. 
 
Fig. 4-1 Schematic of the bias and the preamplifier 
This block is divided into parts for the convenience of reading and layout. The 
biasing current can be tuned with three levels. The tuning mechanism is realized by the 
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variable resistor array. It tunes the resistance in the Wildar current source core, and the 
current can be changed without impacting the constant gmRs (gain) feature. As a result, it 
provides more options for the preamplifier’s gain. 
Besides, a level shifter is also added. Then, the voltage level transferring between 
analog and digital circuits is no longer a problem. The symbol used in a higher-level 
schematic is shown below, 
 
Fig. 4-2 Symbol of the Widlar current source in Cadence 
The preamplifier has four stages, and each stage is realized with a fully differential 
structure loaded by resistors. The schematic is shown in Fig. 4-3. 
 
Fig. 4-3 Schematic of a single stage in the preamplifier 
As introduced before, there are four cascaded stages. The four stages are connected 
by the AC coupling circuits, which also have the biasing circuits and the switches for reset. 
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4.1.2    The Flash ADC Design 
The structure of the flash ADC is chosen for the reason of fast speed. In addition, 
since the resolution (bit number) requirement is low, a flash ADC is suitable in terms of 
performance and complexity. The schematic is shown in Fig. 4-4. 
 
Fig. 4-4 The flash ADC design 
The symbol is shown below, 
 
Fig. 4-5 Symbol of the flash ADC 
The practical design is 6-bit, but the last two bits are reserved for the reason of 
limited resources. A higher resolution of 6-bit is realized for the consideration of flexibility. 
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4.1.3    The Control Circuit 
Although an external controlling strategy is preferred in this JNT design work, an on-
chip timing circuit is also designed as a backup solution. It includes the power-on enable 
signal for the preamplifier, the reset signal, and the auto-zero control for the AC coupling 
block. The schematic is shown below, 
 
Fig. 4-6 Digital top for power-on and reset control 
As introduced in the preceding sections, there are multiple bits for the control of each 
block. For example, for the input sensing resistor ladder, it requires 21-bit control signals. 
That is, tens of input pins are required if a parallel input interface is used.  
 
Fig. 4-7 Series input interface by shift registers 
It is a waste of the chip area. Thus, we decided to use a series input strategy that only 
requires two input pins: the clock and 1-bit input data. The schematic is shown in Fig. 4-7. 
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As can be seen, this block has two input signals connecting to the outside and 
converts serial inputs to parallel outputs. 
4.1.4    The Schematic of the Entire JNT Design 
The top-level schematic is shown in Fig. 4-8 
 
Fig. 4-8 The top-level schematic of the JNT 
The simulation test bench is shown in Fig. 4-9. 
 
Fig. 4-9 The test-bench for JNT simulations 
The simulation is run in the Linux environment by the tool of Cadence. Results can 
be found in the next section. 
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4.1.5    Simulation Results 
1) The one-point calibration with gain measurements 
With the simulated noise power and one-point calibration at T0=0˚C, the unknown 















The simulation results are shown below, 
 
Fig. 4-10 Simulated temperatures in Cadence with one-point calibration at 0 ˚C over corners 
2) The two-point calibration with gain measurements 
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The simulation results are shown below, 
 
 
Fig. 4-11 Simulated temperatures with two-point calibrations at 0 ˚C and 70 ˚C 
With two-point calibration, two-end points are fixed, and the gain error is removed. 
The maximum deviation from the ideal temperature is about -0.8 ˚C. 
 




































































3) The one-point calibration with gain + bandwidth measurements 
Test signals are at ftest1=4MHz and ftest2=308MHz. One-point calibration is at T0=0˚C. 
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 (3.58) 
Simulation results are shown below, 
 
 
Fig. 4-12 Simulated temperatures with one-point gain + bandwidth calibrations 
With both gain and bandwidth of the pre-amplifier being calibrated, the first-order 
error can be significantly reduced even with one-point calibration. 








































































4.2    Layout 
The area for the sensing core (resistor ladder) is only 20µm×110µm (300µm×600µm 
including the preamplifier). The entire layout of the JNT is shown in Fig. 4-13. 
 
Fig. 4-13 Top-level layout 
4.3    Printed Circuit Board (PCB) Design 















D2: tune biasing current










Fig. 4-14 The digital signal flow of the PCB design 
These signals are provided by an FPGA. They will be level-shifted and saved in a 
shift register. 
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4.3.1    The PCB Design 
A printed circuit board (PCB) is designed to connect the chip with the control device 
and testing instruments, such as an oscilloscope. To prevent the logic from rapidly turning 
over and increase the driving ability, one array of digital signal buffers with Schmitt trigger is 
added on the PCB between FPGA and the chip socket; the other array of buffers is added on 
the PCB connecting the output of the on-chip ADC. The PCB design block diagram is shown 














Fig. 4-15 The block diagram of the PCB design 
This JNT is controlled by an FPGA to reset and operate. A 40pins Header is used for 
the connections to PCB. A socket is used to hold the chip. The physical implementation of 
PCB is shown below. 
 
Fig. 4-16 Photograph of the PCB design 
Digital I/O is realized by on-board Schmitt triggers and level-shifters to reduce the 
chip design time. They are also used to shift the 3.3V external voltage (for FPGA) to 1.5V 
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on-chip power supply and vice versa. Supply voltages are filtered by 10uF and 0.1uF 
capacitors.  
4.3.2    Adding Test Signals 
Test sinewaves are necessary for calibrating the gain of the preamplifier. To inject 












Fig. 4-17 Adding test signals 
On PCB design, the signal is connected through Sub-Miniature (SMA) connector. 
The fabricated printed circuit is shown in Fig. 4-18, where SMA is converted to Bayonet 
Neill-Concelman (BNC) connector and then connected to the cable. 
 
Fig. 4-18 Photograph of the testing SMA connector on the PCB design 
The low-noise test sine-waves can be generated by an Agilent 33220A Waveform 
Generator. 
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4.4    Test Results 
4.4.1    Test Bench 
The chip is baked in an ESPEC oven with a WATLOW F4 controller, which provides 
a controllable temperature environment. The oven has an RS232 interface connector through 
which it can be controlled and programmed by a PC [18]. 
An ASL F200 precision thermometer is used as the reference. The sensor’s probe is 
touching the chip. 
Outside the oven, a voltage power supply is provided by Agilent E3631A, and the 
chip outputs are monitored by an oscilloscope, Agilent DSO-X 2024A. The operation of the 
whole test-bench is shown in the diagram below,   
Start
Set temp in Oven
Wait for 0.5hr to reach 
thermal equilibrium
Monitor results of F200 
in the following 2mins
Less than 0.001°C
Tune on power supply
FPGA detects the 
supply on and reset 
system again in 1s
Oscilloscope captures 
waveforms
FPGA will reset the system to 
remove the disturbance from 
power on voltage fluctuation.
It is an on-board POR.
Oscilloscope can repeatedly 
capture results according to the 
LabView setup
Shut down test-bench or 
go to next iteration
 
A LabView VI based on National Instruments’ (NI) basic devices is created to control 
the FPGA, voltage supply and oscilloscope. 
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The physical implementation of the test-bench is shown in Fig. 4-19[18] with all 










Fig. 4-19 The flow of the test-bench and its photograph 
4.4.2    Test Results 
As introduced before, the gain of the preamplifier is calibrated at one frequency. The 
frequency of the injecting test signal is 1.02MHz, which is within the passing band of the 
preamplifier. 
The reference temperature in the measurement is 0˚C (the nominal value is 0˚C 
whereas the reading value from the oven has an offset compared with that from F200 which 
is the most accurate temperature measuring device in our lab. Thus, the value from F200 is 
used).  
An oscilloscope, DSO-X2024A from Keysight (spun off from Agilent), is used to 
record the 4-bit digital outputs.  
The oscilloscope is sampling at the highest rate, which is 20MS/s. According to the 
system speed analysis, to achieve accuracy of 1˚C, the measurement should be around 10ms. 
Although we are interested in the information of the preamplifier’s gain, the amplitude of the 
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fitted sinewave at the output can be directly used as an indicator of the gain because the input 
test signal has the same amplitude for calibrations at different temperatures.  
The sampled waveform (4-bit) of the amplified testing signal at 1.02MHz is shown 
below in Fig. 4-20; a zoom-in figure between 350µs and 400µs is also shown. 
 
Fig. 4-20 ADC output with a sine wave as the testing input signal 
For simplicity, when it refers to amplitude, voltage level, and power, the following 
results have the unit based on the least significant bit (lsb or lsb2) of the ADC.  
Otherwise, the units will be explicitly indicated. In the gain/amplitude test at each 
temperature, 10 measurements (100ms in total) were made to reduce the uncertainty to 
~0.2%. 
For the measurement at the reference temperature, the average output value is 7.44 
which is approximately the middle point of the ADC’s output range. The offset for the 
differential gain of the preamplifier does not significantly affect the output results. The 
amplitude of the fitted sinewave is 1.805. 
The noise power can be acquired by firstly removing the quantization noise. From an 
initial measurement observation, the square root of the noise power (standard deviation) is 
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larger than one lsb of the sampling ADC. Thus, Sheppard’s correct is accurate enough to 
remove the quantization noise according to Section 3.8. Then, after removing the power of 
the amplified test sinewave (of which the plot is shown as the red curve in Fig. 4-20), the 
noise power can be finally calculated, which is 2.931lsb2. 


















where Out(T0) is the output amplitude for gain calibration. The units of power and squared 
output test sinewave’s amplitude are lsb2, which will be dropped in the following description 
for simplicity. 
At other temperatures, the similar data processing method can be applied. With the 
information at the reference temperature recorded in the system as shown in (4.1), after 
measuring the noise power and the gain of the preamplifier, the unknown temperature can be 
calculated. One set of the noise powers and the preamplifier’s gains (from fitted sinewave) at 
different temperatures are tabulated in Table 4-1. 
Table 4-1 Measured noise powers and the sinewave amplitudes 
Temperature (˚C) 
Noise Power: Pout  
(lsb2) 
Sinewave amplitude: Out  
(lsb) 
Pout/Out2 
0 2.931 1.805 0.900 
10 3.188 1.842 0.939 
20 2.327 1.540 0.981 
30 2.002 1.399 1.022 
40 1.894 1.335 1.063 
50 1.835 1.288 1.106 
60 1.700 1.216 1.149 
70 1.656 1.177 1.194 
Based on these results, the gain can be calculated from the amplitude of the fitted 
sinewave at the output. 
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The plot of the noise powers over different temperatures can be found as shown in 
Fig. 4-21. 
 
Fig. 4-21 Measurements of the fitted sinewave amplitude vs. temperature 
The amplitude drops with increasing temperature. This meets the simulation in 
Cadence. The reason is that gm/gain matching biasing as introduced in 3.4 is only built in the 
first two stages for the consideration of reducing effects from excess noise. However, 
transconductances of the last two stages decrease when the temperature increases due to 
constant current biasing for the consideration of the output common-mode voltage. Thus, 











Fig. 4-22 A possible common-mode feedback circuit for the output common voltage control 
In fact, by using an output common-mode feedback circuit as shown in Fig. 4-22, a 
constant current biasing is not necessary. gm matching strategy can also be applied to other 
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stages. By doing this, gain variations over temperatures would be reduced. The output 
common-mode voltage can be adjusted by the common feedback circuit. 
The temperatures can be calculated with the measured noise power and pre-amp’s 
gain at each point (0˚C, 10˚C, …, 70˚C). With 20 measurements (10ms for each 
measurement), the averaged measurement temperatures are plotted below. 
 
Fig. 4-23 Temperatures with one-point calibration 
With the one-point calibration at 0˚C, offset and gain errors exist. After removing the 
two errors, the results become, 
 
Fig. 4-24 Temperatures with two-point calibration 




Then, comparing the results in Fig. 4-24 with the real temperature, the temperature 
error is, 
 
Fig. 4-25 Temperature error vs. temperature 
The temperature error has a bowl-shape, which also meets the simulation results in 
Section 4.2.  
However, there are some deviations from the smooth bowl-shape in simulation 
results. The reasons could be as follows. The measurement time and the system’s bandwidth 
limit the measurement accuracy according to the statistical theory introduced in Section 3.5. 
From this observation, the system’s bandwidth and sampling speed should be improved to 
reduce this uncertainty. Extra noise from some parts, such as the switches, usually has 
temperature dependency. It will deviate the measurement. The noise from the common-mode 
path, such as the supply, the bulk, and the biasing circuit, can also contribute temperature 
dependent noise through CM-DM conversion. Mismatches in the circuit could generate large 
nonlinear parasitic capacitors at the input and output nodes of the preamplifier, and 
measurements will change accordingly.  
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Multiple tests at 20 ˚C and 40 ˚C were made for uncertainty measurement, as shown 
below in Fig. 4-26. 
 
Fig. 4-26 Temperature uncertainties at 20 ˚C and 40 ˚C  
It can be seen that due to the randomness of noise sampling, the results are centering 
the mean value with a range of around +/-5 ˚C. 
4.5    Conclusion 
In this work, an integrated solution to the JNT was investigated. The area of the 
ICJNT is approximately 300 µm×600 µm including the preamplifier and biasing circuits. 
Although no data can be found to indicate the sizes of the JNTs with discrete devices, it can 
be said with certainty that the ICJNT solution is qualitatively smaller because discrete 
devices were replaced by on-chip designs. As a result, the cost was significantly reduced, and 
the operating speed was dramatically increased due to the small parasitic capacitance [18]. 
The test results presented in the last section showed that, with a measurement time of 10 ms, 
the ICJNT in this work was able to provide temperature measurement from 0˚C to 70˚C. The 
systematic error existed for one-point calibration results. It could be caused by 1) the 
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temperature dependency of the ENBW, since the parasitic capacitance in the preamplifier 
would change; 2) extra noise from switches, power supply, bulk and biasing circuits. Then, 
the two-point calibration was performed. However, due to the gain measurement uncertainty, 
the nonlinear changes of the ENBW over the temperature and extra noise, the results are not 
perfectly linear. The average value from 20 measurements deviates from the ideal result by 
1.2˚C at 40˚C. Lastly, multiple tests showed that the standard deviation of the measured 
temperatures is approximately 2˚C with the maximum and minimum errors of +/-5 ˚C, which 
is mainly from the measurement uncertainty of the random noise.  
As the main purpose, the feasibility was primarily demonstrated by a straight–forward 
design. Topological optimization and block-level tuning have not been fully explored, which 
will inevitably lead to compromises in various performances. 
On the other hand, compared with the state-of-the-art JNTs using discrete devices, the 
accuracy of the ICJNT is still low. For instance, the standard uncertainty and error of 
discrete-device JNTs from NIST and AIST have been improved to the level of 10-6. Although 
such a high accuracy requirement is not necessary for practical applications, it indicates that 
there is still a possibility to improve the performance of ICJNT designs. Thus, future 
improvements are needed to achieve the potentials of ICJNTs. 
Furthermore, compared with the state-of-the-art CMOS temperature sensors, although 
the ICJNT has broad applicability, it may not be competitive in terms of the chip size, speed, 
and temperature range. For instance, thermistor-based sensors are much smaller in size, and 
temperature sensors measuring Vth can operate much faster. ΔVbe-based sensors have a good 
balance among the accuracy, chip size, and operating speed. These CMOS sensors are all 
excellent solutions, and they have improved dramatically compared with their first 
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generations after decades of development and optimization. The development history of 
CMOS temperature sensors also indicates a roadmap for ICJNTs. That is, circuit topologies 
can be optimized based on the prototype in this work. As a result, ICJNTs still have much 
room for improvement, and several research topics could be considered, as shown below for 
future ICJNT studies. 
First, in the preamplifier, the operating range and the gain consistency will be 
improved, and the noise will be reduced. For the gain constancy, one method is to minimize 
the gain change over temperatures, which is helpful for the estimation of (15). Another tactic 
is to generate gmR proportional to the square root of the temperature, and the output noise 
power will vary little, which reduces the requirements on the dynamic range of the ADC. 
Feedbacks can also be added for assistance. For example, rough temperatures acquired from 
the sensor can be utilized for gain tuning. Passive components can also be added to sense the 
gain change. To reduce the noise from the preamplifier, rather than using a low noise 
technology, the correlator method is an option, which can be achieved by analog or digital 
multipliers. 
Second, an electrical background measuring method for ENBW will be provided to 
eventually remove the thermal calibration and curvature fitting. Additionally, the temperature 
dependency of ENBW will be minimized to make the background measurement easier. To 
reduce the dependency on temperature, one option is to combine resistors/capacitors with 
different temperature coefficients. 
Third, the ADC structure would be optimized to improve the design. In the prototype 
chip, the noise bandwidth is limited to a hundred megahertz. However, a 4-bit flash ADC can 
operate much faster. Thus, a tradeoff between the ADC resolution and the system speed can 
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be optimized. More benefits, such as low noise and low power consumption, can be achieved 
as the compensations of operating the ADC at a low frequency. The ADC structure can also 
be changed to simplify the design. In this work, the unit capacitance is at the level of 
hundreds of femtofarads. A 4-bit successive approximation register (SAR) ADC would 
introduce a loading capacitance of a few picofarads. However, with advanced technologies, a 
SAR ADC will provide a much smaller loading, which will be more suitable for the 
application because the circuit design is simple and power efficient. 
Finally, integrated circuit technology such as Silicon Carbide dedicated to high-




CHAPTER 5.    A COMPENSATION METHOD FOR THREE-STAGE AMPLIFIER 
DRIVING LARGE CAPACITIVE LOAD 
As a part of the ICJNT study, high-performance amplifier designs were investigated, 
especially on the topologies that can simultaneously operate fast and drive a large capacitive 
load.  
As a result, a design strategy was developed for a compensation method in three-stage 
amplifiers. The compensation method, called cascode and transconductance with capacitance 
feedback (CTCFC), used to have separate procedures for stability analysis and parameter 
designs.  
Whereas, with the proposed strategy, only closed-loop analysis is required. Routh-
Hurwitz criterion is used but with changed conditions. Stability analysis and parameter 
designs are accomplished simultaneously. Poles can be precisely determined to satisfy speed 
requirements without additional analysis. The strategy is explained in detail and simplified 
into concise steps. It reduces the complexity of the amplifier design and helps optimize 
circuit parameters for CTCFC. An example circuit with 2MHz unity-gain frequency is 
fabricated in a 0.13µm process. The calculation and measurement results are given at last, 
which verifies the effectiveness of this design strategy. 
The operational amplifier is one of the fundamental blocks in integrated-circuits (IC). 
With the development of technology, the intrinsic gain of transistors reduces, and voltage 
headroom shrinks. The gain boosting technique of cascoding transistors turns to be 
infeasible. Instead, cascading multiple stages horizontally becomes a reasonable way, and 
compensation methods are provided to solve the speed problem. 
Based on the Nested-Miller compensation from [64] [65], some methods were 
explored. Transconductance with capacitances feedback compensation (TCFC) from Peng 
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and Sansen inserts a transconductance stage in the compensation feedback loop. It prevents 
the self-biasing of the output stage and improves speed [66]. Active-feedback frequency-
compensation (AFFC) technique from Lee and Mok utilizes a similar method to deal with the 
second compensation capacitor [67]. The topologies in [68] and [69] introduce the 
transconductance stage for isolation without adding extra circuits. By recognizing the 
benefits from TCFC, AFFC and indirect compensation, the method of cascode and 
transconductance with capacitances feedback compensation (CTCFC) was developed in the 
previous work, which can be used as another option for three-stage amplifier design [70]. 
Although relatively small capacitors and high gain-bandwidth product (GBW) can be 
achieved with CTCFC, the calculations in this method are complicated. At first, stability and 
design considerations are separately discussed. Then, both closed-loop and open-loop 
transfer functions (TFs) are needed for analysis. This complexity also exists in analyses of 
some other three-stage compensations. As a result, the usefulness of these methods is limited. 
In addition, whether area and power consumption can be optimized or not is still unclear. 
In this work, a new design strategy is provided for the CTCFC compensation method. 
The Routh-Hurwitz criterion (RHC) with a shifted coordinate is directly used for both 
stability verification and circuit designs. A design flow with optimization is summarized as 
four steps. An example circuit is built, fabricated and tested in a 0.13µm process. 
5.1    Conventional Analysis of the CTCFC Compensation 
Define Ri, Ci, and gmi as the resistance, the capacitance, and the transconductance of 
ith stage. Rc and gmc are input resistance and transconductance of the cascode transistor. Rt 
and gmt are input resistance and transconductance for the cascode transistor in the second 
compensation loop. Cm1 and Cm2 represent the two compensation capacitors. CL is the load 
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capacitance. A feed-forward stage is represented by gmf [70]. The diagram of the CTCFC 
method can be acquire as shown in Fig. 5-1. 













Fig. 5-1 The diagram of the CTCFC compensation technique 
5.1.1    Closed-Loop Transfer Function with Routh-Hurwitz Criterion for the Stability 
Consideration 
Stability is explored with the closed-loop transfer function (TF), and it depends on the 
denominator of the TF. Neglecting zeros as in [66], the TF becomes, 
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Stability conditions can be acquired through the Routh-Hurwitz criterion (RHC) [71]. 
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5.1.2    Design Parameters from Open-Loop Transfer Function 
Parameters can be found by the open-loop TF with phase margin requirements. 
Similar assumptions are made as in [66]–[69] which is general for practical designs, 
 
1 1 2 2 3 3
1 2 1 2 1 2
, , 1




L m m m m
g R g R g R
C C C C C C C
 (5.4) 
Cm1 is set to be the same as Cm2, and calculations can be simplified. In fact, that is a 
good choice for capacitor size optimization. This point will be shown by the proposed 
strategy in the later section. The open-loop transfer function is, 
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zc1 and zc2 are far away zeros. p-3dB is defined as ( )3 1 1 2 3 2 31/dB m m mp C R R R g g− =  which is 
the dominant pole. Eventually, circuit parameters can be derived from the phase margin 
requirement through (5.5). 
5.1.3    Challenges of the Analyses 
In the above calculations, it can be found that stability analysis and parameter designs 
are separate procedures. Both of them require to deal with high order transfer functions. 
Power consumption and area cost have not been considered yet. They can be bottlenecks in 
real circuits when the design budget is limited. 
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5.2    A Design Strategy for the CTCFC Method Based on Routh-Hurwitz Criterion 
with a Shifted Axis 
A design strategy for CTCFC is introduced in this section. It is able to combine and 
simplify the separate design procedures. Only closed-loop TF analysis is necessary. To begin 
with, the denominator of the TF is reported again as, 
 
2 3 4 5
0 1 2 3 4 5= + + + + +clDen a a s a s a s a s a s  (5.6) 
The coefficients are defined in (5.2). Since C2 are mainly from parasitic, ω4 is usually 
larger than ω0. Other assumptions are the same as those used above. The closed-loop TF’s 
denominator can be simplified as a 3rd order expression, 
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To simultaneously find the stability condition and acquire the circuit parameters, the 
Routh-Hurwitz criterion (RHC) is used on a horizontally shifted coordinate as shown in Fig. 








poles on the new 
axis, jω 
(a) Shifted Coordinate (b) Pole locations




Fig. 5-2 Illustration of the new design method based on the shifted coordinate (a) shifted 
coordinate and (b) pole locations on s’ domain 
The vertical axis is moved to the left by δω0 and noted as jω’. δ is larger than or equal 
to 1. The new system is defined as s’ domain. When RHC is satisfied in the s’ domain, all 
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corresponding poles in the original s domain are on the left-hand plane. The minimum 
absolute values of their real parts are determined as well. Furthermore, with an appropriate 
value of δ, the speed requirement can be satisfied without other steps. In the s’ domain, the 
denominator becomes, 
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Apply RHC with these new coefficients, bis, and all of them should be equal to or 
larger than 0. A more stringent requirement can be derived through RHC matrix in (9) 
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The second column should be equal to or larger than 0. Furthermore, when equal sign 
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It shows an easy way to determine the closed-loop poles quickly. That is, there are 
pure imaginary poles in the s’ domain, and they can be expressed as 0 2 j b b  or 1 3 j b b  
[71]. Although only the equal-sign condition is used, it is not a special discussion. When δ 
increases based on speed requirements, poles move toward left. The greater-than sign will 
apply in (5.10) with respect to the old δ value. For the new δ, the equal-sign can still be 
utilized for easy pole calculations, and that is an essential purpose of shifting the coordinate. 
To complete the discussion, by examining the auxiliary polynomial, with 
3 0
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These poles are shown in Fig. 5-2(b). Φ is the angle between the negative axis and the 
root vector with respect to old origin in s domain. From the discussion of feedback amplifiers 
in [72], Φ value from 45˚ to 64˚ corresponds to phase margin from 70˚ to 40˚. For Φ within 
this range, the imaginary part, pcomp’ in Fig. 5-2, should be, 
 0 0' [ , 2 ] compp  (5.13) 
To ensure that the real pole, preal’, does not significantly affect the closed-loop 
behavior, it is placed Nδω0 from jω’ axis on the left side as shown in Fig. 5-2(b). That is, 
 ( ) ( )3 0 0 3 03 3    − − = − → = +N N  (5.14) 
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Given N, explicit ranges of δ can be acquired. All other parameters in the design can 





























Fig. 5-3 Schematic of the three-stage amplifier with CTCFC 
5.3    Implementation and Measurement 
The proposed strategy for CTCFC is verified by designing an amplifier driving a 
500pF capacitive load. The amplifier was fabricated in a 0.13µm process with an active area 












     
Fig. 5-4 The layout and the PCB designs (a) Chip photograph and (b) the PCB design 
The total compensation capacitance is smaller than 1.7pF. The test-bench is shown in 
Fig. 5-4 (b). 
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The supply voltage is 1.2V, and the current consumption is 20µA. Measurement 
results of frequency responses are shown in Fig. 5-5 (dots). The unity-gain frequency is 
2MHz and the phase margin is larger than 65˚. The results match design expectations. 
Whereas, the frequency responses deviated a little from calculation results at high 
frequencies (solid lines in Fig. 5-5). This is caused by parasitic capacitance from the 
packaging and the PCB board. When parasitic is considered, results from measurement and 
calculation are matching. The usefulness of the design strategy introduced in this paper is 
proved. 
 
Fig. 5-5 Measurement results (dots) and calculation results (solid lines) of frequency 
responses 
5.4    Conclusion 
A design strategy for the three-stage amplifier compensation method CTCFC was 
proposed in this paper. It helped simplify the analysis and design procedures. This strategy 
employed new design steps by applying the Routh-Hurwitz criterion on a shifted coordinate 
defined as the s’ domain. The analysis showed that stability analysis and parameter designs 
can be acquired at the same time. From feedback theories, the phase margin requirement can 
also be satisfied. Furthermore, optimizations on the area and the power consumption were 
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accomplished as well. This strategy was summarized as concise steps for convenient design 
guidance. An example circuit was fabricated in a 0.13µm technology. The effectiveness of 
the methodology was verified by the measurement results. It matches the calculation and is 
improved compared with the previous work. 
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CHAPTER 6.    GENERAL CONCLUSION 
An integrated circuit based JNT (ICJNT) was investigated in this work. To acquire 
helpful insights into the ICJNT designs, the history of JNTs was firstly reviewed. Techniques 
used in the conventional discrete-component JNT designs were discussed, and the 
discussions were focused on the advantages and challenges of such conventional JNTs. It can 
be seen that implementing JNTs in integrated circuits is promising and inevitable if JNTs are 
going to be applied in the practical fields. Then, based on the above discussions, analytical 
work was carried out to clarify the JNT design considerations in the IC technology, such as 
the topology selection, excess noise control, the system bandwidth, and the sampling circuit’s 
quantization noise. As a result, a prototype design was made in a CMOS technology. 
Simulation and test results were given to demonstrate the feasibility of implementing JNTs in 
integrated circuits, which is also the primary purpose of this work. Compared with the 
conventional JNT designs with discrete devices, the ICJNT has a smaller size, lower cost, 
and faster speed. Although the ICJNT has advantages in terms of the area and the speed, 
some other aspects of the ICJNT are still attractive and worthy of further studies, such as 
excess noise minimization, bandwidth calibration, and circuit/topology optimization.  
As a part of the ICJNT study, high-performance amplifier designs were also 
investigated, especially on the three-stage amplifier design and its frequency compensation 
techniques. A new design strategy was proposed in this study, which simultaneously provides 
the design considerations for the stability and the frequency response. A chip was made in a 
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APPENDIX.  CALCULATIONS OF THE NOISE POWERS FROM DIFFERENT 
NOISE SOURCES 
The calculation for noise from the input sensing resistor Rs without omitting internal 
poles is shown below. They are not used in the later design work as long as the internal poles 
are much further than the dominant two poles. With the TF in (3.14), the integral becomes, 
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where fi is the pole frequency of the internal nodes, and capital X is a function of the ratios 
between different frequencies. Its definition can be found as follows, 
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Thus, the integration is, 
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The term X contains the factor α and β which are set to be small by design (indicating 
that the internal poles of the preamplifier are far away and the amplifier is fast at the internal 
nodes). Thus, X is approximately unity, and the output power expression reduces to (3.21). 
The calculation for noise from the first stage of the preamplifier without omitting 
internal poles is shown below. Again, calculations with all internal poles being considered 
can be done by using (3.14) as the TF of the preamplifier, which can be found in the 
appendix. 
Taking the channel thermal noise as an example, the integral is, 






o,1ch ch 32 2 2 2 2
m1 i out
2 22

















π 8 9 3
4
2 8 1























g f f f f









In the above equation, α has the same meaning as before. The approximation is 
generated by eliminating the terms higher than the third order. If α is much smaller than 1, 
the equation reduces to the first term in (3.27). 
 
 
